



# Signal Processing Level III (BAC)



## Topics and Reports

Author : N'Gally KOMA  
Professor in Electronic BTS

**Sample**

## SUMMARY

<b>Ex.1 :</b>	<b>BASIC RS AND <math>\overline{R}\overline{S}</math> FLIP-FLOP</b> .....	<b>5</b>
1.1	RS FLIP-FLOP WITH NOT-OR PORTS .....	5
1.2	RS FLIP-FLOP WITH NOT-AND PORTS.....	7
1.3	PRACTICAL WORKS.....	9
<b>Ex.2 :</b>	<b>LATCH OR LOCKED FLIP-FLOP</b> .....	<b>13</b>
2.1	LATCH FLIP-FLOP FUNCTIONAL DESCRIPTION .....	13
2.2	RS FLIP-FLOP REALISATION .....	13
2.3	$\overline{R}\overline{S}$ FLIP-FLOP REALISATION.....	14
2.4	PRACTICAL WORKS.....	16
2.5	DIAGRAMS .....	17
<b>Ex.3 :</b>	<b>RS AND JK MASTER - SLAVE FLIP-FLOPS</b> .....	<b>21</b>
3.1	RS MASTER - SLAVE FLIP-FLOP .....	21
3.2	JK MASTER - SLAVE FLIP-FLOP.....	24
3.3	DIFFERENCE BETWEEN THE RS AND THE JK MASTER - SLAVE .....	25
3.4	PRACTICAL WORKS.....	29
3.5	WIRING .....	30
3.6	DIAGRAMS .....	31
3.7	TEST DIAGRAMS.....	33
3.8	PULSE TIMING DIAGRAMS .....	33
<b>Ex.4 :</b>	<b>D TYPE FLIP-FLOP</b> .....	<b>35</b>
4.1	FUNCTIONAL DEFINITION .....	35
4.2	THEORETICAL STUDY.....	35
4.3	PRACTICAL WORKS.....	36
4.4	DIAGRAM .....	37
<b>Ex.5 :</b>	<b>SYNCHRONOUS BCD UP AND DOWN COUNTERS</b> .....	<b>41</b>
5.1	PRINCIPLE.....	41
5.2	TRUTH TABLE AND THE JK PHASES DIAGRAM .....	42
5.3	UP AND DOWN COUNTER STUDY .....	42
5.4	PRACTICAL WORKS.....	45
5.5	DIAGRAMS .....	49
<b>Ex.6 :</b>	<b>REVIEW ADC and DAC CONVERSION LESSON</b> .....	<b>53</b>
6.1	TARGET .....	54
6.2	CHAIN OF DIGITAL SIGNAL PROCESSING.....	54
6.3	SAMPLING AND MAINTENANCE OR BLOCKING (S/M or S/B or S/H) .....	59

6.4	MAJOR DEFECTS IN THIS DIAGRAM .....	61
6.5	DIGITAL - ANALOG CONVERSION .....	64
6.6	ANALOG-DIGITAL CONVERTER: ADC .....	70
<b>Ex.7 :</b>	<b>DIGITAL -ANALOG CONVERSION: DAC .....</b>	<b>77</b>
7.1	PRINCIPLE DIAGRAM.....	77
7.2	PRACTICAL WORKS.....	77
<b>Ex.8 :</b>	<b>SINGLE RAMP ADC to COUNT and DAC .....</b>	<b>81</b>
8.1	PRINCIPLE DIAGRAM.....	81
8.2	PRACTICAL WORKS.....	81
8.3	DIAGRAMS .....	81
<b>Ex.9 :</b>	<b>TRACKING ADC .....</b>	<b>85</b>
9.1	PRINCIPLE DIAGRAM.....	85
9.2	PRACTICAL WORKS.....	85
9.3	DIAGRAMS .....	85
<b>Ex.10 :</b>	<b>SEMI-FLASH ADC REALIZATION .....</b>	<b>95</b>
10.1	PRINCIPLE DIAGRAM fig.1.....	95
10.2	PRACTICAL WORKS.....	95
10.3	TEST DIAGRAM.....	96
<b>Ex.11 :</b>	<b>ANALOG FILTERS .....</b>	<b>111</b>
11.1	LOWPASS FILTER OF 1st Order .....	111
11.2	PRACTICAL WORKS.....	112
11.3	UNIVERSAL FILTER.....	116

Sample

**Ex.11 :  
ANALOG FILTERS**

**11.1 LOWPASS FILTER OF 1st Order**

11.1.1 Background on the analog integrator

The relationship linking the output  $s(t)$  to the input  $e(t)$  of figure 1 is:




fig.1

$$s(t) = \frac{1}{\tau} \int e(t) dt = G \int e(t) dt \quad \text{with } G = \frac{1}{\tau}$$

The Laplace transform of the temporal equation gives:

$$S(p) = \frac{E(p)}{1 + \tau p}$$

This gives the transfer function:

$$H(p) = \frac{1}{1 + \tau p}$$

11.1.2 Transfer function of a 1st order filter

They are given by the relationship:

$$T(j\omega) = T_0 \frac{1}{1 + \tau p}$$

11.1.3 Principle diagram

The  $H(p)$  function is realized by the integrator, **INTEGRATE Block**, whose time constant determines the filter cut-off frequency with :

$$H(p) = \frac{1}{1 + \tau p}$$

- From the figure 2 diagram, it demonstrates the relationship giving  $T(j\omega)$ .




fig.2

## 11.2 PRACTICAL WORKS

### 11.2.1 Test diagram

Wire the test diagram below figure 4.

The calculation part of the Bode diagrams (Gain and Phase) comes from the demonstration diagram by [M. Jean-Marie ORY, author of ETD410 module Primitives.](#)

Note the Bode diagram and check the low-pass filter characteristics of the first order.

### 11.2.2 Bode Diagrams

They are given by figure 3.

Check the gain value in cut-off frequency and the slope when the frequency tends to infinity.

Sample

Filter to test  
1st order Low pass:  
 $f_c = 500\text{Hz}$

### BODE DIAGRAM Of a 1<sup>st</sup> order analog filter




fig.3




fig.4



**Sample**

## 11.3 UNIVERSAL FILTER

### 11.3.1 Principle functional diagram

It is given by the figure 4.

Before the appearance of digital computers, this function was used to simulate the differential equations, especially in Physics, in the study of systems with state variables (described by differential equations).

The S1, S2 and S3 outputs can successively and simultaneously realize the filters: **high-pass, band-pass and low-pass**; this is what gave this function, where the name is **UNIVERSAL FILTER**.

The sum of the high-pass and low-pass outputs can realize the **notch or band-stop filter**.




fig.4

### 11.3.2 4 outputs transfer functions

- From the transfer function  $\mathbf{H(p)} = 1/\tau\mathbf{p}$  defined in 11.1.1, determine the relationships:

$$S1(p) = f_1(S2(p), S3(p), a, b, c)$$

$$S2 = f_2(S1(p))$$

$$S3(p) = f_3(S2(p))$$

$$S4(p) = f_4(S1(p), S3(p))$$

- Derive the 4 following transfer functions:

$$T1(j\omega) = \frac{S1(p)}{E(p)} \quad T2(j\omega) = \frac{S2(p)}{E(p)}$$

$$T3(j\omega) = \frac{S3(p)}{E(p)} \quad T4(j\omega) = \frac{S4(p)}{E(p)}$$

- Set the transfer functions in their canonical form by identifying the parameters if :

$T_{01}, T_{02}, T_{03}, T_{04}, m$  and  $\omega_0$  :

$$T1(j\omega) = T_{01} \frac{\frac{p^2}{\omega_0^2}}{1 + 2m \frac{p}{\omega_0} + \frac{p^2}{\omega_0^2}} ; \quad T2(j\omega) = T_{02} \frac{2m \frac{p}{\omega_0}}{1 + 2m \frac{p}{\omega_0} + \frac{p^2}{\omega_0^2}}$$

$$T3(j\omega) = T_{03} \frac{1}{1 + 2m \frac{p}{\omega_0} + \frac{p^2}{\omega_0^2}} ; \quad T4(j\omega) = T_{04} \frac{1 + \frac{p^2}{\omega_0^2}}{1 + 2m \frac{p}{\omega_0} + \frac{p^2}{\omega_0^2}}$$

### 11.3.3 PRACTICAL WORKS

For the clarity reasons of test di... the function which can calculate the Gain and the Phase of the Bode diagram was implemented under the name **Bode fig.5 and detail in fig.6.**

- Realize the diagram of figure 7 and take down the Bode diagrams of different transfer functions, compare them with the 8 to 11 figures' diagrams.
- Determine each one of the important characteristics.




fig.5




fig.6




fig.7




fig.8




fig.9




fig.10






fig.11

**Sample**