

# Interfacing Flash Memory with the Motorola DSP56300 Family of Digital Signal Processors

by Phil Brewer

## 1 Introduction

This application note describes how to interface Flash memory to Motorola's DSP56300 family of digital signal processors (DSPs). This document is a supplement to the *DSP56300 24-Bit Digital Signal Processor Family Manual* and to the user's manuals and technical data sheets for devices in the DSP56300 family.

The intent is to describe methods for interfacing various types of memory to the DSP56300's Memory Expansion Port in order to assist the DSP hardware engineer to fully utilize the processor's resources and generate an optimized memory design. These memory designs use a minimum of additional parts. Taking advantage of the DSP's available control lines makes virtually glueless external memory interfaces possible, thereby reducing the cost and using fewer parts in an application's memory design.

Specifically, this application note describes asynchronous implementations for Flash and programmable erasable read-only memory (PEROM) using the DSP56303. The DSP56303 is representative of the DSP56300 family and has all the essential family features. Several examples of memory configurations assist hardware designers in implementing a DSP-based memory design.

## Contents

<b>1</b>	<b>Introduction .....</b>	<b>1-1</b>
1.1	Overview .....	1-2
1.2	Application Note Organization.....	1-3
1.3	Non-Volatile Memory Families....	1-4
1.4	References .....	1-4
<b>2</b>	<b>DSP56300 Control Signals... ..</b>	<b>2-1</b>
2.1	DSP External Memory Timing.....	2-1
2.2	DSP Memory Control Registers ...	2-4
<b>3</b>	<b>+5 V Flash Memory .....</b>	<b>3-1</b>
3.1	512K x 24-bit Shared Memory Flash Example .....	3-1
3.2	128K x 24-Bit Boot, Program, X and Y Data Flash .....	3-12
3.3	128K x 16-Bit X Data and Y Data Flash Example .....	3-29
<b>4</b>	<b>+3.3 V PEROM Memory .....</b>	<b>4-1</b>
4.1	32K x 8-Bit Boot PEROM Example .....	4-1
4.2	512K x 8-Bit Boot/Overlay PEROM Example.....	4-12
4.3	32K x 16-Bit X Data and Y Data PEROM Example .....	4-24
<b>5</b>	<b>Advantages .....</b>	<b>5-1</b>
5.1	Disadvantages .....	5-1
5.2	Speed Selection.....	5-1



## 1.1 Overview

The Motorola DSP56300 family of DSPs uses a programmable 24-bit fixed-point core. This core is a high-performance, single-clock-cycle-per-instruction engine that provides almost twice the performance of Motorola's popular DSP56000 family core while retaining code compatibility.

The DSP56300 family core consists of a Peripheral/Memory Expansion Port (Port A), External Memory and Peripheral DRAM controller, Data Arithmetic Logic Unit (Data ALU), Address Generation Unit (AGU), Instruction Cache Controller, Program Control Unit, on-chip concurrent six-channel DMA controller, PLL Clock Generator, On-Chip Emulation (OnCE™) module, JTAG Test Access Port (TAP) compatible with the IEEE 1149.1 Standard, and a Peripheral and Memory Expansion Bus. The main features of the core include:

- Object code compatibility with the DSP56000 core
- Modified Harvard architecture with 24-bit instruction and 24-bit data width
- Fully pipelined  $24 \times 24$ -bit parallel Multiplier-Accumulator (MAC)
- 56-bit parallel barrel shifter
- 16-bit arithmetic mode of operation
- Highly parallel instruction set
- Position Independent Code (PIC) instruction-set support
- Unique DSP addressing modes
- On-chip memory-expandable hardware stack
- Nested hardware DO loops
- Fast auto-return interrupts
- On-chip instruction cache
- External Memory and Peripheral Access Attribute select support
- On-chip Phase Lock Loop (PLL)
- Program address tracing support

The main differences between derivatives of the DSP56300 family are the size of the on-chip memory and the types of on-chip peripherals and hardware accelerators.

## 1.2 Application Note Organization

This document has five sections:

1. An overview of the contents of this application note
2. A description of the DSP56303 memory expansion port, Port A, including its use and timing characteristics
3. Three designs using 5.0 V Flash memory:
  - Three 512K  $\times$  8-bit 5.0 V devices implement a bank of 512K  $\times$  24-bit words. This memory is fully accessible as Program RAM, X-data and Y-data.
  - Three 512K  $\times$  8-bit 5.0 V devices implement a bank of 512K  $\times$  24-bit words. This memory is divided into four separate areas: a 128K word bootstrap area, a 128K Program RAM, a 128K X data area, and a 128K Y data area.
  - One 256K  $\times$  16-bit 5.0 V device implements a bank of 256K 16-bit words. This memory is divided into two separate areas, a 128K X data area, and a 128K Y data area.
4. Three designs using 3.3 V Flash memory (PEROM):
  - A single 32K  $\times$  8-bit 3.3 V PEROM device is a bootstrap source.
  - A single 512K  $\times$  8-bit 3.3 V PEROM device is a bootstrap and overlay load source.
  - A single 64K  $\times$  16-bit 3.3 V PEROM device implements a 32K  $\times$  16-bit X data area and a 32K  $\times$  16-bit Y data area.
5. A summary of the advantages and disadvantages of using Flash and PEROM

This document contains a summary of the memory interface details specified in the Motorola *DSP56300 24-Bit Digital Signal Processor Family Manual*, user's manuals, and technical data sheets, along with the AMD Flash and Atmel Flash data manuals.

## 1.3 Non-Volatile Memory Families

The following non-volatile memory families were considered for this application note:

- Flash
  - 12.0 V Flash (Bulk Erase)
  - 5.0 V Flash (Sector Erase)
    - 8/16-bit Organization
  - 3.3 V Flash (Sector Erase)
    - 8/16-bit Organization
- PEROM
  - 5.0 V PEROM (Sector Erase)
    - 8/16-bit Organization
  - 3.3 V PEROM (Sector Erase)
    - 8/16-bit Organization
  - 2.7 V PEROM (Sector Erase)
    - 8/16-bit Organization

The examples in this application note use the most popular memory types and types requiring little or no supporting hardware (i.e., glue logic). By using the examples provided for these memory types, designers will have the insight necessary to implement other memory families and memory types with the DSP56300 family.

## 1.4 References

*DSP56300 24-Bit Digital Signal Processor Family Manual (DSP56300FM/AD)*, Motorola, 1995.

*DSP56301 Technical Data Sheet (DSP56301/D)*, Motorola, 1995.

*DSP56302 Technical Data Sheet (DSP56302/D)*, Motorola, 1996.

*DSP56303 Technical Data Sheet (DSP56303/D)*, Motorola, 1996.

*Motorola DSP56301 24-bit Digital Signal Processor User's Manual (DSP56301UM/AD)*, Motorola, 1995.

*Motorola DSP56303 24-bit Digital Signal Processor User's Manual (DSP56303UM/AD)*, Motorola, 1996.

*Motorola DSP56302EVM User's Manual*, Motorola, 1996.

*Motorola DSP56303EVM User's Manual*, Motorola, 1996.

*Atmel Corporation Nonvolatile Memory Data Book*, Atmel, May 1996.

*Advanced Micro Devices FLASH Memory Products 1994/1995 Data Book/Handbook*, AMD, 1995.

*Quality Semiconductor QuickSwitch® Products Databook*, Quality Semiconductor, 1995.

*Quality Semiconductor Application Note AN-11, 'Bus Switches Provide 5v and 3v Logic Conversion with Zero Delay'*, Quality Semiconductor, 1995.

## 2 DSP56300 Control Signals

This section describes only the DSP control signals which are used in the memory implementation examples. Other memory configuration implementations may require other memory support features of the DSP56300 family. These additional memory control signals are described in the Port A Chapter of the *DSP56300 24-Bit Digital Signal Processor Family Manual*.

- Read Data Enable ( $\overline{RD}$ )—An active low output signal that is asserted during an external memory or peripheral read access.
- Write Data Enable ( $\overline{WR}$ )—An active low output signal that is asserted during an external memory or peripheral write access.
- Address Bus (A0–A17)—Eighteen address lines that allow the DSP563003 to directly address 256K words of external memory or peripherals. These active high output signals are asserted only during external memory or peripheral read or write accesses. These signal lines maintain state when external memory spaces are not being accessed.
- Data Bus (D0–D23)—Twenty-four data lines on the DSP56303 that are active high bidirectional signals asserted only during external program and data memory accesses. These signal lines maintain state when external memory spaces are not being accessed.
- Address Attribute/Row Address Strobe (AA[0–3]/ $\overline{RAS}$ [0–3])—Four Address Attribute or Row Address Strobe signals. When the Address Attribute, AA, option is selected for these signal lines, they can function as chip selects or additional address lines. When the Row Address Strobe,  $\overline{RAS}$ , option is selected for these signal lines, they can function as Row Address Strobe lines for DRAM interfacing.

### 2.1 DSP External Memory Timing

The DSP56300 family derives its core clock from one of various sources (see PLL and Clock Generator chapter in the *DSP56300 24-Bit Digital Signal Processor Family Manual* for details). All memory interface timings are derived from the period of the DSP core clock. For example, if the DSP core clock frequency is 80 MHz, then the memory timings are based on a 12.5 nS clock cycle time, and an external memory typically requires less than 12.5 nS access time for one DSP wait state operation. However, these timings are affected by several factors, such as the use of the Phase Lock Loop, the use of an external frequency over or under 4 MHz, the source of the external frequency, and propagation delays in the DSP itself. Any of these factors can cause this value to deviate from 12.5 nS. **Table 2-1** represents expected required memory performance data at an 80 MHz DSP core frequency and various wait states using the DSP56303.

**Table 2-1.** External Memory Speeds with DSP Wait States

External Clock (MHz)	DF	MF	PDF	WS	Core Clock (MHz)	TC (nS)	$t_{AA} - \text{max}$ (nS)	$t_{AW} - \text{min}$ (nS)
4.00	1	20	1	1	80.00	12.5	12.4	17.9
4.00	1	20	1	2	80.00	12.5	24.9	30.4
4.00	1	20	1	3	80.00	12.5	37.4	42.9
4.00	1	20	1	4	80.00	12.5	49.9	55.4
4.00	1	20	1	5	80.00	12.5	62.4	67.9
4.00	1	20	1	6	80.00	12.5	74.9	80.4
4.00	1	20	1	7	80.00	12.5	87.4	92.9
4.00	1	20	1	8	80.00	12.5	99.9	105.4
4.00	1	20	1	9	80.00	12.5	112.4	117.9
4.00	1	20	1	10	80.00	12.5	124.9	130.4
4.00	1	20	1	11	80.00	12.5	137.4	142.9
4.00	1	20	1	12	80.00	12.5	149.9	155.4
4.00	1	20	1	13	80.00	12.5	162.4	167.9
4.00	1	20	1	14	80.00	12.5	174.9	180.4
4.00	1	20	1	15	80.00	12.5	187.4	192.9
4.00	1	20	1	16	80.00	12.5	199.9	205.4
4.00	1	20	1	17	80.00	12.5	212.4	217.9
4.00	1	20	1	18	80.00	12.5	224.9	230.4
4.00	1	20	1	19	80.00	12.5	237.4	242.9
4.00	1	20	1	20	80.00	12.5	249.9	255.4


DF = Division Factor defined by the DF0-DR2 bits in the PCTL Register  
 MF = PLL Multiplication Factor defined by the MF0-MF11 bits in the PCTL Register  
 PDF = Predivision Factor defined by the PD0-PD3 bits in the PCTL Register  
 WS = Wait States  
 TC = Clock Cycle Time  
 $t_{AA}$  = Data access time (i.e., address and AA valid to input data valid)  
 $t_{AW}$  = Data access time (i.e., address and AA valid to  $\overline{WR}$  deassertion)

### 2.1.1 DSP56303 External Memory Asynchronous Read Timing

When reading from external asynchronous memory, the DSP56303 memory read access is controlled by the following steps:

1. The required memory address is asserted. The memory address is created by combining the address bus, A0–A17, and the Address Attributes, AA0–AA3.
2. After a delay of  $t_{AR}$  (i.e., address valid to  $\overline{RD}$  assertion time), the Read enable signal,  $\overline{RD}$ , is asserted.
3. Before a delay of  $t_{OE}$  (i.e.,  $\overline{RD}$  assertion to input data valid), the memory device puts valid data on the data bus.
4. The DSP latches the data bus data and deasserts  $\overline{RD}$ . The DSP does not require any data hold time,  $t_{OHZ}$ , after deassertion of the  $\overline{RD}$  signal.

The data access time,  $t_{AA}$  (i.e., address and AA valid to input data valid), is the time delay typically used by memory devices to specify data access timing. The  $t_{AA}$  for a memory device must be less than or equal to the DSP's  $t_{AA}$  time for valid data transfers.



**Figure 2-1.** External Memory Bus Asynchronous Read Timing


### 2.1.2 DSP56303 External Memory Asynchronous Write Timing

When writing to external asynchronous memory, the DSP56303 memory write access is controlled by the following steps:

1. The memory select address is asserted. The memory select address is created by combining the Address bus, A0–A17, and the Address Attributes AA0–AA3.
2. After a delay of  $t_{AS}$ —address valid to  $\overline{WR}$  assertion time—the Write enable signal,  $\overline{WR}$ , is asserted.
3. Before a delay of  $t_{WA}$ — $\overline{WR}$  assertion to output data valid—the DSP places valid data on the data bus.
4. After a delay of  $t_{DW}$ —data valid to  $\overline{WR}$  deassertion (data setup time)—the DSP deasserts the  $\overline{WR}$  signal.

5. Then the DSP deasserts the address and address attributes after  $t_{WR}$ — $\overline{WR}$  deassertion to address not valid—while holding the data valid for  $t_{DH}$ .

The data access time,  $t_{AW}$  (i.e., address and AA valid to  $\overline{WR}$  deassertion), is typically the critical timing specification for memory devices. The  $t_{AW}$  for a memory device must be less than or equal to the DSP's  $t_{AW}$  time for valid data transfers.



**Figure 2-2.** External Asynchronous Memory Bus Write Timing

## 2.2 DSP Memory Control Registers

You must configure the following control registers to access external memory or peripherals properly when using the DSP56303:

- DSP PLL and Clock Generation register
- Bus Control Register
- DRAM Control Register (if DRAM is used)
- Address Attribute Registers

### 2.2.1 DSP PLL and Clock Generation

You must set the core speed of the DSP for optimum processor and memory performance by configuring the DSP PLL and Clock Generation in the PLL Control (PCTL) register. For detailed information on the PCTL register, see the PLL and Clock Generator chapter in the *DSP56300 24-Bit Digital Signal Processor Family Manual*. The PLL Control register is an X data I/O mapped 24-bit register. The PCTL register can be separated into four sub-functions:

- Frequency Predivider—The input clock frequency can be pre-divided before passing it to the PLL loop frequency multiplier. This frequency predivider has a programmable Division Factor range of 1 to 16. It is set by controlling the values placed in the PCTL register bits 20–23. The Division Factor is the binary value stored in bits 20–23, plus one.
- PLL Loop Frequency Multiplier—The clock frequency output from the predivider is multiplied by the voltage-controlled oscillator (VCO). The Multiplication Factor is set by the



value in the PCTL register bits 0–11. The Multiplication Factor is the binary value stored in bits 0–11, plus one.

- **Frequency Low-power Divider**—The Low-power Divider (LPD) can divide the output frequency of the VCO before it is used by the DSP core. This frequency low power divider has a programmable Division Factor range of 1 to 128. It is set by controlling the values placed in the PCTL register bits 12–14. The low-power division factor is  $2^n$ , where n is the value in PCTL bits 12–14.
- **Frequency Control Bits**—The following five control bits control the input frequency source, the PLL during Stop mode, the activation of the PLL VCO, and the external availability of the core clock:
  - Crystal frequency is less than 200 kHz, Bit 15
  - Disable XTAL drive output, Bit 16
  - PLL runs during STOP mode, Bit 17
  - Enable PLL operation, Bit 18
  - Disable core clock output, Bit 19

The operating core frequency of the chip is set by the control bits in the PCTL register as follows:

$$F_{\text{CORE}} = \frac{F_{\text{EXTAL}} \times \text{MF}}{\text{PDF} \times \text{DF}}$$

where

- $F_{\text{CORE}}$  is the DSP core frequency.
- $F_{\text{EXTAL}}$  is the external input frequency source present on the EXTAL pin.
- PDF is the Predivider Factor defined by the PD0–PD3 bits in PCTL.
- MF is the PLL Multiplication Factor defined by the MF0–MF11 bits in PCTL.
- DF is the Division Factor defined by the DF0–DF2 bits in PCTL.

### 2.2.2 Bus Control Register (BCR)

The Bus Control Register (BCR) is a 24-bit X data I/O register that controls the external bus wait states generated for each Address Attribute area 0–3 and assigns a default value to all memory areas not covered by an Address Attribute area. Each area can have up to 31 wait states. Select the correct number of wait states for each memory configuration using this register.

- Wait states for Address Attribute area 0, allowing 0–31 wait states, Bits 0–4
- Wait states for Address Attribute area 1, allowing 0–31 wait states, Bits 5–9
- Wait states for Address Attribute area 2, allowing 0–7 wait states, Bits 10–12
- Wait states for Address Attribute area 3, allowing 0–7 wait states, Bits 13–15
- Wait states for address areas not specified by areas 0–3, allowing 0–31 wait states, Bits 16–20
- The bus state status, Bit 21
- Enable Bus Lock Hold, Bit 22
- Enable Bus Request Hold, Bit 23

### 2.2.3 Address Attribute Control Registers (AAR0–AAR3)

Four 24-bit Address Attribute Control registers in the X data I/O memory space control the activity of the AA0–AA3/ $\overline{\text{RAS0}}$ – $\overline{\text{RAS3}}$  pins. Each AA/ $\overline{\text{RAS}}$  pin is asserted if the address and memory space of the appropriate AARx matches the requested external memory address and address space.

- Specify external memory access type; select from Synchronous SRAM, Asynchronous SRAM, and DRAM accesses, Bits 0–1
- Pull the AA pin high, Bit 2
- Activate the AA pin during external program space accesses, Bit 3
- Activate the AA pin during external X data space accesses, Bit 4
- Activate the AA pin during external Y data space accesses, Bit 5
- Move the eight Least Significant Bits (LSBs) of the address to the eight Most Significant Bits (MSBs) of the external address bus, Bit 6
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7
- Specify the number of address bits to compare, allowing the use of 0–12 address bits, Bits 8–11
- Specify the most significant portion of the address to compare, Bits 12–23

## 2.2.4 Operating Mode Register (OMR)

The Operating Mode Register (OMR) is a 24-bit I/O register that selects the operating mode of the DSP, external memory controls, and stack extension controls. The following flags are applicable to memory interfacing:

- The DSP operating mode is specified by MA–MD, Bits 0–3.
- The External Bus Disable bit disables the external bus controller for power conservation when external memory is not used, Bit 4.
- The Memory Switch mode bit reconfigures internal memory spaces, Bit 7.
- The Transfer Acknowledge synchronize select bit selects the synchronization method for the Transfer Acknowledge (TA) pin, Bit 11.
- The Bus Release Timing bit selects between a fast and slow bus release of the  $\overline{BB}$  pin, Bit 12.
- The Address Attribute Priority Disable bit allows the Address Attribute pins, AA0–AA3, to be used in any combination, Bit 14.

## 2.2.5 Status Register (SR)

The Status Register (SR) is a 24-bit I/O register that selects and monitors the results of arithmetic computations and the current state of the DSP. The following flags are applicable to memory interfacing:

- Sixteen-bit Compatibility mode enables full compatibility with object code written for the DSP56000 family, Bit 13.
- Instruction Cache Enable bit enables the instruction cache controller and changes the last 1K of internal program memory into cache memory, Bit 19.



## 3 +5 V Flash Memory

Flash memory provides non-volatile program and data storage, which is in-circuit reprogrammable and offers relatively fast access times. However, even the fastest Flash memories require a DSP core running at 80 MHz to generate several external memory wait states, with each wait state equivalent to one clock period of the DSP core (i.e., one wait state would be approximately 12.5 nS for a core running at 80 MHz).

When the external memory device must reside in a stable address during an entire external access, a DSP56300 family device incurs an automatic one wait state penalty. Since Flash devices require address stability, the DSP operates with at least one wait state when using these external memories.

The following three design examples illustrate how easy and flexible it is to use AMD Flash memory with the Motorola DSP56300 family.

- The first example uses three 512K  $\times$  8-bit Flash devices to form a block of 512K  $\times$  24-bit words, all of which are accessible as program, X data, and Y data memory. This example shows one solution for an embedded system, which executes code and references data tables from the shared 512K word bank of Flash memory.
- The second example uses three 512K  $\times$  8-bit Flash devices to form a block of 512K  $\times$  24-bit words. In this example, the memory is accessed as four separate memory areas: a 128K word boot area, a 128K word program area, a 128K word X data area, and a 128K word Y data area.
- The third example uses a 256K  $\times$  16-bit Flash device that is accessed as a 128K  $\times$  16-bit X data area and a 128K  $\times$  16-bit Y data area. This example demonstrates how a system can change or upgrade its 16-bit reference data tables.

### 3.1 512K $\times$ 24-bit Shared Memory Flash Example

This example implements a 512K  $\times$  24-bit word memory space that is accessible as program, X data, and Y data memory. This design uses three AMD Am29F040 devices. See **Figure 3-1** for the memory map layout, **Figure 3-2** for the block diagram, **Example 3-1** for the program, and **Figure 3-3** for the schematic. Since the program, X data and Y data spaces are shared, any location referenced by a program memory access also accesses the same memory location during an X data or Y data access. Since the Flash memory is in the DSP program space, program control can be turned over to the program in Flash at \$C00000 at reset. This allows an embedded application to boot and run directly from Flash, using the internal 1 K program cache to help speed repeated program operations. Since the X data and Y data spaces also access the Flash, data can be stored in the Flash for use after boot.

For this example, the DSP core runs at 80 MHz, generated by the PLL from a 4.000 MHz crystal. The memory bank consists of three AMD Am29F040 devices, which are organized as 512K  $\times$  8-bits to provide a 24-bit word. These are 5 V devices, with a 90 nS access time. The 90 nS access time requires eight wait states for correct operation.


The DSP56303 data bus is not 5 V tolerant, so level converters are needed to interface with the 5 V memory devices. The devices used are Quality Semiconductor QS3245 QuickSwitch<sup>®</sup> 8-bit Bus Switches. These switches allow the connection of 3.3 V CMOS logic (the DSP data bus) on one side and 5 V TTL-compatible logic (the memory devices) on the other side, effectively providing a 3.3 V to 5 V level conversion. The propagation delay of the switch is 0.25 nS, which is not significant in this design.

This example demonstrates a minimal external memory design using a single bank of Flash memory in the external memory spaces. If you add more memory or other devices to the bus, additional address decode logic may be needed.

After RESET with Mode 0 selected, the DSP starts fetching instructions from external memory at location P:\$C00000. Although this DSP core uses 24-bit addressing internally, only eighteen external address lines (A0–A17) are provided. Consequently, the top six bits are stripped, and the address presented on the address bus is \$000000. The Flash memory is configured to respond to all external memory requests, as  $\overline{CE}$  is asserted at all times. Since the eighteen bits can address only 256K words, only the first 256K words of the Flash are accessible, and data aliasing occurs every 256K words (i.e., accessing location 256K returns the contents of the same Flash location as accessing location 0 or location 512K, and so on). To access the upper 256K words of Flash, Address Attribute 0 (AA0) is used as Flash address bit A18. AAR0 is configured so that AA0 is set for all address accesses (program, X data, and Y data) in the range \$C40000–\$C7FFFF and cleared otherwise. However, AA0 is set on exit from Reset and stays set until AAR0 is initialized. This means that initially, when instructions are fetched from \$C00000, they are not fetched from Flash location \$000000 but from \$040000.

	Program	X Data	Y Data	
\$FFFFFF	Reserved	Internal I/O	Internal I/O	\$FFFFFF
		External	External	\$FFFC0
\$FF00C0				\$FF000
\$FF0000	Bootstrap ROM	Reserved	Reserved	\$FF0000
	External	External	External	
\$C80000				\$C80000
	Shared External 512K Flash	Shared External 512K Flash	Shared External 512K Flash	
\$C00000				\$C00000
\$001000	External			
\$000C00	Internal 1K CACHE	External	External	
				\$000800
\$000000	Internal 3K SRAM	Internal 2K SRAM	Internal 2K SRAM	\$000000

**Figure 3-1.** 512K × 24-bit Flash Memory Map



**Figure 3-2.** 128K  $\times$  24-bit Boot, Program, X Data, Y Data Flash Block Diagram

### 3.1.1 Flash Timing Requirements


For the Flash device to work properly, its timing requirements must be met. Following are the timing requirements for the Am29F040-90 512K  $\times$  8-bit 90 nS Flash.

#### 3.1.1.1 Am29F040-90 Read Cycle Timing

**Table 3-1** shows the memory read timing specification values used in the memory read cycle timing diagram, **Figure 3-3**.

**Table 3-1.** Am29F040-90 Memory Read Timing Specifications

Read Cycle Parameter	Symbol	Min	Max
Read Cycle Time	$t_{RC}$	90 nS	—
Address to Output Delay	$t_{ACC}$	—	90 nS
Chip Enable to Output Delay	$t_{CE}$	—	90 nS
Output Enable to Output Delay	$t_{OE}$	—	35 nS
Output Hold Time from Address, $\overline{CE}$ or $\overline{OE}$ . Whichever occurs first.	$t_{OH}$	0 nS	—



**Figure 3-3.** Am29F040 Memory Read Cycle Timing Diagram


### 3.1.1.2 Am29F040-90 Write Cycle Timing

**Table 3-2** shows the memory write timing specification values used in the memory write cycle timing diagram, **Figure 3-4**.

**Table 3-2.** Am29F040-90 Memory Write Timing Specifications

Write Cycle Parameter	Symbol	Min	Max
Write Cycle Time	$t_{WC}$	90 nS	—
Address Setup Time	$t_{AS}$	0 nS	—
$\overline{CE}$ Setup Time	$t_{CS}$	0 nS	—
Write Pulse Width	$t_{WP}$	35 nS	—
Data Setup Time	$t_{DS}$	35 nS	—
Data Hold Time	$t_{DH}$	0 nS	—





**Figure 3-4.** Am29F040 Memory Write Cycle Timing Diagram

### 3.1.1.3 Flash Programming Procedures

A location in the Flash can be programmed if that location has not been written with a zero in any of the eight bits. If the memory location has been previously written, then it must first be erased. The Am29F040 device is organized as eight sectors of 64K bytes each, and to erase one memory location, the sector containing that memory location must be erased.

To write to an erased memory location, write the following data sequence to the Flash:

1. Write \$AAAAAA to location \$5555 relative to the Flash.
2. Write \$555555 to location \$2AAA relative to the Flash.
3. Write \$A0A0A0 to location \$5555 relative to the Flash.
4. Write 24-bit data to Address in the Flash.
5. Read Address until data read = data written.

To erase a sector, write the following data sequence to the Flash:

1. Write \$AAAAAA to location \$5555 relative to the Flash.
2. Write \$555555 to location \$2AAA relative to the Flash.
3. Write \$808080 to location \$5555 relative to the Flash.
4. Write \$AAAAAA to location \$5555 relative to the Flash.
5. Write \$555555 to location \$2AAA relative to the Flash.
6. Write \$303030 to Sector Address Location relative to the Flash.
7. Read location in erasing sector until data read = \$FFFFFF.

### 3.1.2 DSP56303 Port A Timing Requirements and Register Settings

For optimal use of the 512K x 24-bit Program, X data, and Y data space memory configuration, set up the following DSP control registers.

Set the core speed of the DSP for optimum processor and memory performance using the DSP PLL and Clock Generation (PCTL) register. For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. The PCTL register value combines the following bits for each feature:

- Desired Core Frequency = 80 MHz
- Given the External Frequency = 4.000 MHz
- Pre-divider value = 1, Bits 20–23 = \$0
- Low-power Divider value = 1, Bits 12–14 = \$0
- VCO Multiplication value = 20, Bits 0–11 = \$013
- Crystal is not less than 200 kHz, Bit 15 = 0
- Disable XTAL drive output, Bit 16 = 0
- PLL runs during STOP, Bit 17 = 1
- Enable PLL operation, Bit 18 = 1
- Disable core clock output, Bit 19 = 1

The value loaded into the PCTL is \$0E0013.

Address Attribute Pin 0 is used as Flash A18, the most significant address line of the external 512K Flash memory bank accesses in the address range from \$C40000 to \$C7FFFF during program space requests. Using the Address Attribute Register 0 (AAR0), configure the memory address space requirements for the Address Attribute Pin 0. The AAR0 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA0 pin high when selected, Bit 2 = \$1.
- Activate the AA0 pin during external program space accesses, Bit 3 = \$1.
- Activate the AA0 pin during external X data space accesses, Bit 4 = \$1.
- Activate the AA0 pin during external Y data space accesses, Bit 5 = \$1.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = \$0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = \$0.
- Specify the number of address bits to compare, Bits 8–11 = \$6.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$C40.

The value loaded into the AAR0 is \$C4063D. The value loaded into AAR1, AAR2 and AAR3 is \$000000.

Using the Bus Control Register (BCR), select the proper number of wait states for the memory configuration. The BCR value combines the following bits for each feature:

- Address attribute area 0 wait states, Bits 0–4 = \$8.
- Address attribute area 1 wait states, Bits 5–9 = \$0.
- Address attribute area 2 wait states, Bits 10–12 = \$0.
- Address attribute area 3 wait states, Bits 13–15 = \$0.
- Default address area wait states, Bits 16–20 = \$8.
- Bus state status, Bit 21 = 0.
- Enable Bus Lock Hold, Bit 22 = 0.
- Enable Bus Request Hold, Bit 23 = 0.

The value loaded into the BCR is \$080008.

Configure the operating mode and external memory controls using the Operating Mode Register (OMR). The OMR value combines the following bits for each feature:

- MA-MD bits specify the DSP operating mode, Bits 0–3 = \$0.
- External Bus Disable bit disables the external bus controller for power conservation when external memory is not used, Bit 4 = \$0.
- Memory Switch Mode bit reconfigures internal memory spaces, Bit 7 = \$0.
- Transfer Acknowledge Synchronize Select bit selects the synchronization method for the Transfer Acknowledge (TA) pin, Bit 11 = \$0.
- Bus Release Timing bit selects between a fast and slow bus release of the  $\overline{BB}$  pin, Bit 12 = \$0.
- Address Attribute Priority Disable bit allows the Address Attribute pins, AA0–AA3, to be used in any combination, Bit 14 = \$1.
- All other OMR bits are selected for their defaults of \$0.

The value loaded into the OMR is \$004000.

Configure the memory mode of the DSP using the Status Register (SR). The SR value combines the following bits for each feature:

- Sixteen-bit Compatibility mode enables full compatibility with object code written for the DSP56000 family of DSPs, Bit 13 = \$0.
- Instruction Cache Enable bit enables the instruction cache controller and changes the last 1K of internal program memory into cache memory, Bit 19 = \$1.
- All other Status Register bits are selected for their defaults of \$0.

The value loaded into the SR is \$080000, which is the value loaded during reset.




Figure 3-5. 512K x 24-bit Program, X data, Y data Flash Schematic

**Example 3-1. 512K x 24-bit Program, X Data, and Y Data Space Flash Memory Checksum Program**

Motorola DSP56300 Assembler Version 6.0.1.6 97-02-23 11:05:32 flash1.asm

```

1          page      132,60,3,3,
2          ;
3          ;      flash1.asm - Simple program to calculate and write a 24-bit Checksum
4          ;      for a 512K x 24-bit block of program memory using
5          ;      a DSP56303.
6          ;
7          ;      The program runs in Internal P:RAM to calculate the checksum
8          ;      on External P:FLASH from $C00000 - $C7FFFF @ 8w/s
9          ;
10
11      C00000      FMemStart      equ      $C00000
12      C80000      FMemEnd       equ      $C80000
13      080000      FMemSize      equ      FMemEnd-FMemStart ; Last Word is stored Checksum value
14
15      ;--- Program Specific Storage Locations (X DATA SPACE)
16      CKSUM_COMPUTED
17      000000      equ          $000000          ; Computed Checksum Value
18      000001      CKSUM_READ    equ          $000001          ; Old Checksum Value
19
20      ;--- DSP56303 Control Registers (X I/O SPACE)
21      FFFFFB      BCR           equ          $FFFFFB          ; Bus Control Register
22      FFFFFD      PCTL          equ          $FFFFFD          ; PLL Control Register
23      FFFFF9      AAR0          equ          $FFFFF9          ; Address Attribute Register 0
24
25      ;--- PCTL value = 0x0E0013
26      000000      prediv        equ          0                ; Pre-Divider = 1
27      000000      lowdiv        equ          0                ; Low Power Divider = 1
28      000013      pllmul        equ          19               ; VCO Mult = 20; (19+1)*4.00MHz=80.00MHz
29      000000      crystal       equ          0                ; No, Crystal not less than 200kHz
30      000000      disXTAL       equ          0                ; No, do not disable crystal use
31      020000      pllstop       equ          $020000          ; Yes, PLL runs during STOP
32      040000      enpll         equ          $040000          ; Yes, enable PLL operation
33      080000      disclk        equ          $080000          ; Yes, disable CORE clock output
34      0E0013      PCTL_value    equ      prediv+lowdiv+pllmul+crystal+disXTAL+pllstop+enpll+disclk
35
36      ;--- AAR0 value = 0xC4063D
37      000001      acctype       equ          1                ; External Memory access type = 0x1
38      000004      aahigh        equ          $4                ; Enable AA0 pin to be High when selected
39      000008      aap           equ          $8                ; Yes, Enable AA0 pin on ext 'P' accesses
40      000010      aax           equ          $10               ; Yes, Enable AA0 pin on ext 'X' accesses
41      000020      aay           equ          $20               ; Yes, Enable AA0 pin on ext 'Y' accesses
42      000000      aswap         equ          0                ; No, Enable address bus swap
43      000000      enpack        equ          0                ; No, Enable packing/unpacking logic
44      000600      nadd          equ          $000600          ; Compare 6 address bits
45      C40000      msadd         equ          $C40000          ; Most significant portion of address,
46      ; $C40000 - C7ffff, to compare.
47      ; (1101,01xx,xxxx,xxxx,xxxx,xxxx)
48      C4063D      AAR0_value    equ      acctype+aahigh+aap+aax+aay+aswap+enpack+nadd+msadd
49
50      ;--- BCR value = 0x080008
51      000008      aaa0ws        equ          $8                ; Address Attribute Area 0 w/s = 8
52      000000      aaalws        equ          0                ; Address Attribute Area 1 w/s = 0
53      000000      aaa2ws        equ          0                ; Address Attribute Area 2 w/s = 0
54      000000      aaa3ws        equ          0                ; Address Attribute Area 3 w/s = 0
55      080000      defws         equ          $080000          ; Default Address Area w/s = 8
56      000000      busss         equ          0                ; Bus state status = 0
57      000000      enblh         equ          0                ; Enable Bus Lock Hold = 0
58      000000      enbrh         equ          0                ; Enable Bus Request Hold = 0
59      080008      BCR_value     equ      aaa0ws+aaalws+aaa2ws+aaa3ws+defws+busss+enblh+enbrh
60
61      ;-----
62      P:000100      org          p:$100          ;Keep the program in internal RAM
63
64      flash1
65
66      ;----- Initialization Section -----
67      P:000100      08F4BD      movep      #PCTL_value,x:PCTL          ; Set PLL Control Register
68      P:000102      0E0013      movec      #$080000,SR                ; Enable 1K Cache
69      P:000104      08F4BB      movep      #BCR_value,x:BCR            ; Set FLASH's wait states to 12
70      P:000106      08F4B9      movep      #AAR0_value,x:AAR0          ; Set Address Attribute Reg0
71      C4063D

```

```

71
72      P:000108 05F420      move    #-1,m0                ; Set LINEAR addressing mode
73      P:00010A 60F400      move    #FMemStart,r0          ; Set Starting Address of FLASH
74      P:00010C 70F400      move    #FMemSize-1,n0          ; Set to Size of Flash - Checksum
75      P:00010E 200013      clr      a
76      P:00010F 20001B      clr      b                    ; Clear Checksum Accumulator
77      P:000110 560000      move    a,x:CKSUM_COMPUTED      ; Initialize computed checksum -> $000000
78      P:000111 560100      move    a,x:CKSUM_READ          ; Initialize read checksum -> $000000
79
80
81      ;----- Compute the 24-bit Checksum -----
82      P:000112 06D810      dor      n0,_loop
83      P:000114 07D88E      move    p:(r0)+,a              ; Get the FLASH location Value
84      P:000115 200018      add      a,b                    ; and Compute the Checksum
85      _loop
86
87      P:000116 07E08E      move    p:(r0),a              ; Get FLASH's Old Checksum Value
88      P:000117 570000      move    b,x:CKSUM_COMPUTED      ; Save the Computed 24-bit Checksum value
89      P:000118 560100      move    a,x:CKSUM_READ          ; Save the 24-bit Checksum read from FLASH
90      P:000119 20001B      clr      b                    ; Zero b0 and b2 registers
91      P:00011A 578000      move    x:CKSUM_COMPUTED,b      ; Place computed 24-bit Checksum in b1
92      P:00011B 20000D      cmp      a,b                    ; Old Checksum = New Checksum?
93      P:00011C 0D104A      beq      _done                  ; Yes
94      000035
95      ; No
96      P:00011E 44F400      move    #FFFFFF,x0              ; FLASH erased value
97      P:000120 200045      cmp      x0,a                    ; Contents of checksum location Erased?
98      P:000121 0D104A      beq      _write_checksum        ; Yes
99      000020
100     ; No
101     ;-----
102     ; N O T E
103     ;-----
104     ; If at least 64Kx24-bit words of external RAM is available in the system
105     ; then; 1) the last sector of the FLASH can be read into external RAM
106     ;        2) the last sector of the FLASH can be erased,
107     ;        3) and then the last sector of data along with the new checksum
108     ;           can be written back into the FLASH.
109     ; otherwise; 1) erase the last sector of the FLASH,
110     ;                2) and write the checksum to the FLASH.
111     ;-----
112     ;-- Copy the last sector of the FLASH into external RAM (if RAM available) --
113     ;-----
114     ;----- Erase last sector of FLASH -----
115     P:000123 44F400      move    #AAAAAA,x0
116     P:000125 077084      move    x0,p:FMemStart+$5555      ; Unlock FLASH cycle #1
117     C05555
118     P:000127 44F400      move    #$555555,x0
119     555555
120     P:000129 077084      move    x0,p:FMemStart+$2AAA      ; Unlock FLASH cycle #2
121     C02AAA
122     P:00012B 44F400      move    #$808080,x0
123     808080
124     P:00012D 077084      move    x0,p:FMemStart+$5555      ; Send setup command
125     C05555
126     P:00012F 44F400      move    #AAAAAA,x0
127     AAAAAA
128     P:000131 077084      move    x0,p:FMemStart+$5555      ; Unlock FLASH cycle #1
129     C05555
130     P:000133 44F400      move    #$555555,x0
131     555555
132     P:000135 077084      move    x0,p:FMemStart+$2AAA      ; Unlock FLASH cycle #2
133     C02AAA
134     P:000137 44F400      move    #$303030,x0
135     303030
136     P:000139 077084      move    x0,p:FMemEnd-$800          ; Send sector erase command
137     C7F800
138     ; and specify which sector to erase

```

```

133      P:00013B 44F400      move    #$FFFFFF,x0
134          FFFFFFFF
135          _wait_til_erased
136      P:00013D 07F08E      move    p:FMemEnd-$800,a ; Get current value of location in last sector
137          C7F800
138      P:00013F 200045      cmp      x0,a ; Fully Erased?
139      P:000140 0527DD      bne      _wait_til_erased ; No
140          ; Yes
141          ; -----
142          ; --- Write the last sector Data back to the FLASH (if RAM available) ---
143          ; -----
144          ; ----- FLASH Write Routine -----
145          ; b = contains data to be written to FLASH.
146          ; r0 = points to location in FLASH to be written.
147          _write_checksum
148      P:000141 44F400      move    #$AAAAAA,x0
149          AAAAAA
150      P:000143 077084      move    x0,p:FMemStart+$5555 ; Unlock FLASH cycle #1
151          C05555
152      P:000145 44F400      move    #$555555,x0
153          555555
154      P:000147 077084      move    x0,p:FMemStart+$2AAA ; Unlock FLASH cycle #2
155          C02AAA
156      P:000149 44F400      move    #$A0A0A0,x0
157          A0A0A0
158      P:00014B 077084      move    x0,p:FMemStart+$5555 ; Send FLASH write command
159          C05555
160      P:00014D 07608F      move    b,p:(r0) ; Write Data to the FLASH
161          _write_wait
162      P:00014E 07E084      move    p:(r0),x0 ; Get current FLASH value at write location
163      P:00014F 20004D      cmp      x0,b ; Write Done?
164      P:000150 0527DE      bne      _write_wait ; No
165          ; Yes
166      _done
167      P:000151 050C00      bra      * ; DONE, do a dynamic HALT
168
169      end    flash1
170
171      0      Errors
172      0      Warnings

```

## 3.2 128K × 24-Bit Boot, Program, X and Y Data Flash

This example illustrates the use of three AMD Am29F040 devices as a bank of 512K × 24-bit words of Flash memory, divided into four areas: 128K words Boot memory, 128K words program memory, 128K words X data, and 128K words Y data. See **Figure 3-6** for the Boot memory map, **Figure 3-7** for the user memory map, **Figure 3-8** for the block diagram, and **Table 3-3** for the association of AA0 and AA1 with the memory spaces.

Since the Flash memory is present in the DSP program space, program control can be turned over to the program in Flash at boot time. This allows an embedded application to boot and run from Flash so that the DSP internal 1K Cache can help speed repeated program functions. Also, since ‘X’ and ‘Y’ data space storage is available in the Flash, program and data variables can be stored in the Flash bank for use after boot.

For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. For a 70 nS Flash, six wait states are required. This 5 V device is organized as 512K × 8-bits with a 70 nS access time. Three memory devices compose the 24-bit memory bus.

Level conversion between 3.3 V and 5 V is necessary on the 24-bit data bus to accommodate the 5 V Flash memory devices. This is accomplished using three Quality Semiconductor QS3245 QuickSwitch<sup>®</sup> 8-bit Bus Switches. These switches allow the connection of 3.3 V CMOS logic (the DSP data bus) on one side and 5 V TTL-compatible logic (the memory devices) on the other side, effectively providing 3.3 V to 5 V level conversion. The propagation delay is 0.25 nS, which is not significant in this design.

During DSP RESET with Mode 0 selected, the DSP starts fetching instructions from external memory location P:\$C00000. Since the DSP56303 device uses only 18 address lines, A0–A17, to select external memory, address P:\$C00000 appears as P:\$000000 on the external address bus. Therefore, the Flash memory is configured to respond to all external memory requests and data aliasing occurs at every 256K boundary if no additional address decoding is provided. Since the 512K Flash requires nineteen address lines to select all of its 512K memory locations, Flash address line A18 is controlled by Address Attribute Line 1 (AA1). See the memory space selection chart in **Table 3-3**, the schematic in **Figure 3-11** and the program listed in **Example 3-2**. The Flash address line A17, which is controlled by Address Attribute Line 0 (AA0), selects the Flash for use during X data or Y data accesses. Using these two address attribute lines, the 512K × 24-bit Flash memory bank can be segmented into four regions of 128K × 24-bits, as shown in **Table 3-3**. The program listed in **Example 3-2** initializes the Address Attribute registers, calculates a 24-bit checksum value for each of the four 128K Flash memory spaces, and programs the checksum value of each space into the last location in each of the four 128K Flash memory spaces.


**Table 3-3.** Association of AA0 and AA1 with Memory Spaces


AA1 Flash A18	AA0 Flash A17	DSP Address Space	Address Range
0	0	Y data	Y:\$100000–\$1FFFFFF
0	1	X data	X:\$100000–\$1FFFFFF
1	0	Program	P:\$100000–\$1FFFFFF




**Table 3-3.** Association of AA0 and AA1 with Memory Spaces (Continued)

AA1 Flash A18	AA0 Flash A17	DSP Address Space	Address Range
1	1	Program Boot	P:\$C00000–\$C1FFFF (see Note)
Aliased from \$0–\$FFFFFF at every fourth 128K page boundary while AA0 and AA1 are unconfigured.			

**Figure 3-6.** 128K × 24-bit Boot Flash Memory Map



**Figure 3-7.** 128K × 24-bit Boot, Program, X Data, Y Data Flash Memory Map



**Figure 3-8.** 128K × 24-bit Boot, Program, X Data, Y Data Flash Block Diagram

### 3.2.1 Flash Timing Requirements


For the Flash device to work properly, its timing requirements must be met. Following are the timing requirements for the Am29F040-70 512K × 8-bit 70 nS Flash.

### 3.2.1.1 Am29F040-70 Read Cycle Timing

**Table 3-4** shows the memory read timing specification values used in the memory read cycle timing diagram, **Figure 3-9**.

**Table 3-4.** Am29F040-70 Memory Read Timing Specifications

Read Cycle Parameter	Symbol	Min	Max
Read Cycle Time	$t_{RC}$	70 nS	—
Address to Output Delay	$t_{ACC}$	—	70 nS
Chip Enable to Output Delay	$t_{CE}$	—	70 nS
Output Enable to Output Delay	$t_{OE}$	—	30 nS
Output Hold Time from Address, $\overline{CE}$ or $\overline{OE}$ . Whichever occurs first.	$t_{OH}$	0 nS	—



**Figure 3-9.** Am29F040 Memory Read Cycle Timing Diagram.

### 3.2.1.2 Am29F040-70 Write Cycle Timing


**Table 3-5** shows the memory write timing specification values used in the memory write cycle timing diagram, **Figure 3-10**.

**Table 3-5.** Am29F040-70 Memory Write Timing Specifications

Write Cycle Parameter	Symbol	Min	Max
Write Cycle Time	$t_{WC}$	70 nS	—
Address Setup Time	$t_{AS}$	0 nS	—
$\overline{CE}$ Setup Time	$t_{CS}$	0 nS	—

**Table 3-5.** Am29F040-70 Memory Write Timing Specifications (Continued)

Write Cycle Parameter	Symbol	Min	Max
Write Pulse Width	$t_{WP}$	30 nS	—
Data Setup Time	$t_{DS}$	30 nS	—
Data Hold Time	$t_{DH}$	0 nS	—

**Figure 3-10.** Am29F040 Memory Write Cycle Timing Diagram.

### 3.2.1.3 Flash Programming Procedures

You can program a non-volatile memory location in the Flash if the location has not been written with a zero in any of the eight bits. However, if the memory location has been previously written, you must first erase it. The Am29F040 device is organized as eight sectors of 64K bytes each, and to erase a memory location, you must erase the sector in which the memory location resides.

To write to an erased memory location, write the following data sequence to the Flash:

1. Write \$AAAAAA to location \$5555 relative to the Flash.
2. Write \$555555 to location \$2AAA relative to the Flash.
3. Write \$A0A0A0 to location \$5555 relative to the Flash.
4. Write 24-bit data to Address in the Flash.
5. Read Address until data read = data written.

To erase a sector, write the following data sequence to the Flash:

1. Write \$AAAAAA to location \$5555 relative to the Flash.
2. Write \$555555 to location \$2AAA relative to the Flash.
3. Write \$808080 to location \$5555 relative to the Flash.
4. Write \$AAAAAA to location \$5555 relative to the Flash.

5. Write \$555555 to location \$2AAA relative to the Flash.
6. Write \$303030 to Sector Address Location relative to the Flash.
7. Read location in erasing sector until data read = \$FFFFFF.

### 3.2.2 DSP56303 Port A Timing Requirements and Register Settings

For optimal use of the 128K x 24-bit Program, X data, and Y data space memory configuration, set up the following DSP control registers.

Set the core speed of the DSP for optimum processor and memory performance using the DSP PLL and Clock Generation (PCTL) register. For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. The PCTL register value combines the following bits for each feature:

- Desired Core Frequency = 80 MHz
- Given the External Frequency = 4.000 MHz
- Predivider value = 1, Bits 20–23 = \$0.
- Low-power Divider value = 1, Bits 12–14 = \$0.
- VCO Multiplication value = 20, Bits 0–11 = \$013.
- Crystal less than 200 kHz, Bit 15 = 0.
- Disable XTAL drive output, Bit 16 = 0.
- PLL runs during STOP, Bit 17 = 1.
- Enable PLL operation, Bit 18 = 1.
- Disable core clock output, Bit 19 = 1.

The value loaded into the PCTL is \$0E0013.

Address Attribute Pin 1 (AA1) selects, via Flash A18, the external 128K Flash memory bank during accesses in the address range from \$100000 to \$11FFFF between program space requests and X data/Y data requests. Configure the memory address space requirements for Address Attribute Pin 1 with Address Attribute Register 1 (AAR1). The AAR1 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 1.
- Activate the AA pin during external program space accesses, Bit 3 = 1.
- Activate the AA pin during external X data space accesses, Bit 4 = 0.
- Activate the AA pin during external Y data space accesses, Bit 5 = 0.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 0.
- Specify the number of address bits to compare, Bits 8–11 = \$7.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$100.

The value loaded into the AAR1 is \$10070D.

Address Attribute Pin 0 (AA0) selects, via Flash A17, the external 128K Flash memory bank accesses in the address range from \$100000 to \$11FFFF between X data space requests and Y data space requests. Configure the memory address space requirements for the Address Attribute Pin 0 using the Address Attribute Register 0 (AAR0). The AAR0 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 1.
- Activate the AA pin during external program space accesses, Bit 3 = 0.
- Activate the AA pin during external X data space accesses, Bit 4 = 1.
- Activate the AA pin during external Y data space accesses, Bit 5 = 0.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 0.
- Specify the number of address bits to compare, Bits 8–11 = \$7.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$100.

The value loaded into the AAR0 is \$100715.

The value loaded into AAR2 and AAR3 is \$000000.

Select the proper number of wait states for the memory configuration using the Bus Control Register (BCR). The BCR value combines the following bits for each feature:

- Address attribute area 0 wait states, Bits 0–4 = \$6.
- Address attribute area 1 wait states, Bits 5–9 = \$6.
- Address attribute area 2 wait states, Bits 10–12 = \$0.
- Address attribute area 3 wait states, Bits 13–15 = \$0.
- Default address area wait states, Bits 16–20 = \$6.
- Bus state status, Bit 21 = 0.
- Enable Bus Lock Hold, Bit 22 = 0.
- Enable Bus Request Hold, Bit 23 = 0.

The value loaded into the BCR is \$0600C6.

Configure the operating mode and external memory controls using the Operating Mode Register (OMR). The OMR value combines the following bits for each feature:

- MA-MD bits specify the DSP operating mode, Bits 0–3 = \$0.
- External Bus Disable bit disables the external bus controller for power conservation when external memory is not used, Bit 4 = \$0.
- Memory Switch Mode bit reconfigures internal memory spaces, Bit 7 = \$0.
- Transfer Acknowledge Synchronize Select bit selects the synchronization method for the Transfer Acknowledge (TA) pin, Bit 11 = \$0.
- Bus Release Timing bit selects between a fast and slow bus release of the  $\overline{BB}$  pin, Bit 12 = \$0.
- Address Attribute Priority Disable bit allows the Address Attribute pins, AA0–AA3, to be used in any combination, Bit 14 = \$1.
- All other OMR bits are selected for their defaults of \$0.

The value loaded into the OMR is \$004000.

Configure the memory mode of the DSP using the Status Register (SR). The SR value combines the following bits for each feature:

- Sixteen-bit Compatibility mode enables full compatibility with object code written for the DSP56000 family of DSPs, Bit 13 = \$0.
- Instruction Cache Enable bit enables the instruction cache controller and changes the last 1K of internal program memory into cache memory, Bit 19 = \$1.
- All other Status Register bits are selected for their defaults of \$0.

The value loaded into the SR is \$080000, which is the value loaded during reset.




Figure 3-11. 128K x 24-Bit Boot, Program, X Data, Y Data Flash Schematic



**Example 3-2. 128K x 24-bit BOOT, 'P', 'X' & 'Y' Space FLASH Memory Checksum Verify Program**

Motorola DSP56300 Assembler Version 6.0.1.6 97-02-23 10:59:24 flash2.asm

```

1          page      132,60,3,3,
2          ;
3          ;      flash2.asm - Simple program to calculate and write a 24-bit Checksum
4          ;                      for a 128K x 24-bit block of BOOT, 128K x 24-bit block
5          ;                      of Program, 128K x 24-bit block of X-Data and
6          ;                      a 128K x 24-bit block of Y-Data memory using a DSP56303.
7          ;
8          ;
9          ;      The program runs in Internal P:RAM to calculate the checksum;
10         ;      on External BOOT:FLASH from $C00000 - $C1FFFF @ 6w/s,
11         ;      on External P:FLASH from $100000 - $11FFFF @ 6w/s,
12         ;      on External X:FLASH from $100000 - $11FFFF @ 6w/s and
13         ;      on External Y:FLASH from $100000 - $11FFFF @ 6w/s.
14         ;
15
16         C00000      BootStart      equ      $C00000
17         C80000      BootEnd        equ      $C80000
18         080000      BootSize       equ      BootEnd-BootStart ; Last Word is stored Checksum value
19
20         100000      PMemStart       equ      $100000
21         180000      PMemEnd        equ      $180000
22         080000      PMemSize       equ      PMemEnd-PMemStart ; Last Word is stored Checksum value
23
24         100000      XMemStart       equ      $100000
25         180000      XMemEnd        equ      $180000
26         080000      XMemSize       equ      XMemEnd-XMemStart ; Last Word is stored Checksum value
27
28         100000      YMemStart       equ      $100000
29         180000      YMemEnd        equ      $180000
30         080000      YMemSize       equ      YMemEnd-YMemStart ; Last Word is stored Checksum value
31
32         ;--- Program Specific Storage Locations (X DATA SPACE)
33         CKSUM_CALC_P      equ      $000000 ; P Space Computed Checksum Value
34         000000
35         CKSUM_READ_P      equ      $000001 ; P Space Checksum in Last Memory Location
36         000001
37         CKSUM_CALC_X      equ      $000002 ; X Space Computed Checksum Value
38         000002
39         CKSUM_READ_X      equ      $000003 ; X Space Checksum in Last Memory Location
40         000003
41         CKSUM_CALC_Y      equ      $000004 ; Y Space Computed Checksum Value
42         000004
43         CKSUM_READ_Y      equ      $000005 ; Y Space Checksum in Last Memory Location
44         000005
45         CKSUM_CALC_B      equ      $000006 ; BOOT Space Computed Checksum Value
46         000006
47         CKSUM_READ_B      equ      $000007 ; BOOT Space Checksum in Last Memory Location
48         000007
49
50         ;--- DSP56303 Control Registers (X I/O SPACE)
51         FFFFFB      BCR             equ      $FFFFFB ; Bus Control Register
52         FFFFFD      PCTL           equ      $FFFFFD ; PLL Control Register
53         FFFFF9      AAR0           equ      $FFFFF9 ; Address Attribute Register 0
54         FFFFF8      AAR1           equ      $FFFFF8 ; Address Attribute Register 1
55
56         ;--- PCTL value = 0x0E0013
57         000000      prediv         equ      0          ; Pre-Divider = 1
58         000000      lowdiv         equ      0          ; Low Power Divider = 1
59         000013      pllmul         equ      19         ; VCO Mult = 20; (19+1)*4.00MHz=80.00MHz
60         000000      crystal        equ      0          ; No, Crystal not less than 200kHz
61         000000      disXTAL        equ      0          ; No, do not disable crystal use
62         020000      pllstop        equ      $020000    ; Yes, PLL runs during STOP
63         040000      enpll          equ      $040000    ; Yes, enable PLL operation
64         080000      discclk        equ      $080000    ; Yes, disable CORE clock output
65         0E0013      PCTL_value     equ      prediv+lowdiv+pllmul+crystal+disXTAL+pllstop+enpll+discclk
66
67         ;--- AAR1 value = 0x10070D
68         000001      acctypel       equ      1          ; External Memory access type = 0x1
69         000001      aahigh1        equ      1          ; Enable AAL pin to be high when selected
70         000008      aapl           equ      $8          ; Yes, Enable AAL pin on ext 'P' accesses
71         000000      aax1           equ      0          ; No, Enable AAL pin on ext 'X' accesses
72         000000      aay1           equ      0          ; No, Enable AAL pin on ext 'Y' accesses
73         000000      aswap1         equ      0          ; No, Enable address bus swap
74         000000      enpack1        equ      0          ; No, Enable packing/unpacking logic

```

## +5 V Flash Memory

```
75      000700      naddl      equ      $000700      ; Compare 7 address bits
76      100000      msaddl     equ      $100000      ; Most significant portion of address,
77                                           ; $100000 - 11ffff, to compare.
78                                           ; (0001,000x,xxxx,xxxx,xxxx,xxxx)
79      10070A      AAR1_value equ acctype1+aahigh1+aap1+aax1+aay1+aswap1+enpack1+naddl+msaddl
80
81                                           ;--- AAR0 value = 0x100715
82      000001      acctype     equ      1           ; External Memory access type = 0x1
83      000004      aahigh      equ      $4           ; Enable AA0 pin to be High when selected
84      000000      aap         equ      0           ; No, Enable AA0 pin on ext 'P' accesses
85      000010      aax         equ      $10          ; Yes, Enable AA0 pin on ext 'X' accesses
86      000000      aay         equ      0           ; No, Enable AA0 pin on ext 'Y' accesses
87      000000      aswap      equ      0           ; No, Enable address bus swap
88      000000      enpack     equ      0           ; No, Enable packing/unpacking logic
89      000700      nadd       equ      $000700      ; Compare 7 address bits
90      100000      msadd      equ      $100000      ; Most significant portion of address,
91                                           ; $100000 - 11ffff, to compare.
92                                           ; (0001,000x,xxxx,xxxx,xxxx,xxxx)
93      100715      AAR0_value  equ      acctype+aahigh+aap+aax+aay+aswap+enpack+nadd+msadd
94
95      ;--- BCR value = 0x0600C6
96      000006      aaa0ws     equ      $6           ; Address Attribute Area 0 w/s = 6
97      0000C0      aaalws     equ      $C0          ; Address Attribute Area 1 w/s = 6
98      000000      aaa2ws     equ      0           ; Address Attribute Area 2 w/s = 0
99      000000      aaa3ws     equ      0           ; Address Attribute Area 3 w/s = 0
100     060000      defws      equ      $060000      ; Default Address Area w/s = 6
101     000000      busss      equ      0           ; Bus state status = 0
102     000000      enblh      equ      0           ; Enable Bus Lock Hold = 0
103     000000      enbrh      equ      0           ; Enable Bus Request Hold = 0
104     0600C6      BCR_value   equ      aaa0ws+aaalws+aaa2ws+aaa3ws+defws+busss+enblh+enbrh
105
106     ;-----
107     P:000100      org      p:$100      ;Keep the program in internal RAM
108
109     flash2
110
111     ;----- Initialization Section -----
112     P:000100      08F4BD      movep     #PCTL_value,x:PCTL ; Set PLL Control Register
113     P:000102      05F43A      movec     #$004000,OMR      ; Disable Address Attribute Priority
114     P:000104      05F439      movec     #$080000,SR        ; Enable 1K Cache
115     P:000106      08F4BB      movep     #BCR_value,x:BCR    ; Set external wait states
116
117     ;-----
118     ;-----
119     do_b_checksum
120     P:000108      08F4B9      movep     #>$0,x:AAR0        ; Clear Address Attribute Reg0
121     P:00010A      08F4B8      movep     #>$0,x:AAR1        ; Clear Address Attribute Reg1
122
123     P:00010C      05F420      move      #-1,m0             ; Set LINEAR addressing mode
124     P:00010E      60F400      move      #BootStart,r0       ; Set Starting Address of BOOT:FLASH
125     P:000110      70F400      move      #BootSize,n0        ; Set to Size of BOOT:Flash
126
127     P:000112      200013      clr        a
128     P:000113      20001B      clr        b
129     P:000114      560600      move      a,x:CKSUM_CALC_B    ;Initialize computed checksum -> $000000
130     P:000115      560700      move      a,x:CKSUM_READ_B    ;Initialize read checksum -> $000000
131
132     ;----- Compute the 24-bit BOOT: Space Checksum -----
133     P:000116      06D810      dor        n0,b_loop          ;
134     P:000118      07D88E      move      p:(r0)+,a           ; Get the BOOT:FLASH location Value
135     P:000119      200018      add        a,b                ; Compute checksum
136     b_loop
137
138     P:00011A      07E08E      move      p:(r0),a           ; Get Checksum from BOOT:FLASH
139     P:00011B      570600      move      b,x:CKSUM_CALC_B    ; Save the Computed Checksum value
140     P:00011C      20001B      clr        b                 ; Clear b0, b1 and b2
141     P:00011D      560700      move      a,x:CKSUM_READ_B    ; Save the Read Checksum value
142     P:00011E      578600      move      x:CKSUM_CALC_B,b    ; Put Calculated Checksum value in b1
143     P:00011F      20000D      cmp        a,b               ; Old Checksum = New Checksum?
144     P:000120      0D104A      beq        b_done            ; Yes
145     000035
```

```

145                                     ; No
146                                     ;----- See if Checksum Location is Erased -----
147 P:000122 44F400      move      #FFFFFF,x0      ; FLASH erased value
148          FFFFFFFF
148 P:000124 200045      cmp       x0,a             ; Contents of checksum location = Erased?
149 P:000125 0D104A      beq       b_write_checksum ; Yes, Go write new checksum value to FLASH
149          000020
150                                     ; No
151                                     ;-----
152                                     ; N O T E
153                                     ;-----
154                                     ; If at least 64Kx24-bit words of external RAM is available in the system
155                                     ; then; 1) the last sector of the FLASH can be read into external RAM
156                                     ;      2) the last sector of the FLASH can be erased,
157                                     ;      3) and the last sector of data along with the new checksum
158                                     ;          can be written back into the FLASH.
159                                     ; otherwise; 1) erase the last sector of the FLASH,
160                                     ;          2) and write the checksum to the FLASH.
161                                     ;-----
162                                     ;-- Copy the last sector of FLASH into external RAM (if RAM available) -----
163                                     ;-----
164
165                                     ;----- Erase last sector of FLASH -----
166 P:000127 44F400      move      #AAAAAA,x0
166          AAAAAA
167 P:000129 4C7000      move      x0,y:BootStart+$5555      ; Unlock BOOT:FLASH cycle #1
167          C05555
168
169 P:00012B 44F400      move      #$555555,x0
169          555555
170 P:00012D 4C7000      move      x0,y:BootStart+$2AAA      ; Unlock BOOT:FLASH cycle #2
170          C02AAA
171
172 P:00012F 44F400      move      #$808080,x0
172          808080
173 P:000131 4C7000      move      x0,y:BootStart+$5555      ; Send setup command
173          C05555
174
175 P:000133 44F400      move      #AAAAAA,x0
175          AAAAAA
176 P:000135 4C7000      move      x0,y:BootStart+$5555      ; Unlock BOOT:FLASH cycle #1
176          C05555
177
178 P:000137 44F400      move      #$555555,x0
178          555555
179 P:000139 4C7000      move      x0,y:BootStart+$2AAA      ; Unlock BOOT:FLASH cycle #2
179          C02AAA
180
181 P:00013B 44F400      move      #$303030,x0
181          303030
182 P:00013D 077084      move      x0,p:BootEnd-$800      ; Send sector erase command
182          C7F800
183                                     ; and select sector to erase
184 P:00013F 44F400      move      #FFFFFF,x0
184          FFFFFFFF
185 b_wait_til_erased
186 P:000141 07F08E      move      p:BootEnd-$800,a ; Get current value of location in last sector
186          C7F800
187 P:000143 200045      cmp       x0,a             ; Fully Erased?
188 P:000144 0527DD      bne       b_wait_til_erased      ; No
189                                     ; Yes
190
191                                     ;----- Write Data Buffer Back to FLASH (if RAM available) -----
192
193                                     ;----- Write BOOT:FLASH Routine -----
194                                     ; b = contains data to be written to FLASH.
195                                     ; r0 = points to location in FLASH to be written.
196 b_write_checksum
197 P:000145 44F400      move      #AAAAAA,x0
197          AAAAAA
198 P:000147 4C7000      move      x0,y:BootStart+$5555      ; Unlock BOOT:FLASH cycle #1
198          C05555
199
200 P:000149 44F400      move      #$555555,x0
200          555555
201 P:00014B 4C7000      move      x0,y:BootStart+$2AAA      ; Unlock BOOT:FLASH cycle #2
201          C02AAA
202
203 P:00014D 44F400      move      #$A0A0A0,x0
203          A0A0A0
204 P:00014F 4C7000      move      x0,y:BootStart+$5555      ; Send FLASH write command

```

```

C05555
205
206 P:000151 07608F      move    b,p:(r0)                ; Send data to write to BOOT:FLASH
207
208      b_write_wait
209 P:000152 07E084      move    p:(r0),x0 ; Get current BOOT:FLASH value at write location
210 P:000153 20004D      cmp     x0,b                ; Write Done?
211 P:000154 0527DE      bne     b_write_wait            ; No
212                                     ; Yes
213      b_done
214      ;-----
215      ;-----
216      do_p_checksum
217 P:000155 08F4B9      movep   #AAR0_value,x:AAR0            ; Set Address Attribute Reg0
218                                     100715
219 P:000157 08F4B8      movep   #AAR1_value,x:AAR1            ; Set Address Attribute Reg1
220                                     10070A
221
222 P:000159 05F420      move    #-1,m0                ; Set LINEAR addressing mode
223                                     FFFFFFFF
224 P:00015B 60F400      move    #PMemStart,r0            ; Set Starting Address of P:FLASH
225                                     100000
226 P:00015D 70F400      move    #PMemSize,n0           ; Set to Size of P:Flash
227                                     080000
228
229 P:00015F 200013      clr     a
230 P:000160 20001B      clr     b
231 P:000161 560000      move    a,x:CKSUM_CALC_P        ; Initialize computed checksum -> $000000
232 P:000162 560100      move    a,x:CKSUM_READ_P       ; Initialize read checksum -> $000000
233
234      ;----- Compute the 24-bit P: Space Checksum -----
235 P:000163 06D810      dor     n0,p_loop
236                                     000003
237 P:000165 07D88E      move    p:(r0)+,a            ; Get the P:FLASH location Value
238 P:000166 200018      add     a,b                ; Compute checksum
239      p_loop
240
241 P:000167 07E08E      move    p:(r0),a            ; Get Checksum from P:FLASH
242 P:000168 570000      move    b,x:CKSUM_CALC_P        ; Save the Computed Checksum value
243 P:000169 20001B      clr     b                ; Clear b0, b1 and b2
244 P:00016A 560100      move    a,x:CKSUM_READ_P       ; Save the Read Checksum value
245 P:00016B 578000      move    x:CKSUM_CALC_P,b      ; Put Calculated Checksum value in b1
246 P:00016C 20000D      cmp     a,b                ; Old Checksum = New Checksum?
247 P:00016D 0D104A      beq     p_done                ; Yes
248                                     ; No
249      ;----- See if Checksum Location is Erased -----
250 P:00016F 44F400      move    #FFFFFF,x0          ; FLASH erased value
251                                     FFFFFFFF
252 P:000171 200045      cmp     x0,a                ; Contents of checksum location = Erased?
253 P:000172 0D104A      beq     p_write_checksum ; Yes, Go write new checksum value to FLASH
254                                     000020
255
256                                     ; No
257      ;-----
258      ;----- N O T E -----
259      ;-----
260      ; If at least 64Kx24-bit words of external RAM is available in the system
261      ; then; 1) the last sector of the FLASH can be read into external RAM
262      ; 2) the last sector of the FLASH can be erased,
263      ; 3) and the last sector of data along with the new checksum
264      ; can be written back into the FLASH.
265      ; otherwise; 1) erase the last sector of the FLASH,
266      ; 2) and write the checksum to the FLASH.
267      ;-----
268      ;-- Copy the last sector of FLASH into external RAM (if RAM available) ----
269      ;-----
270 P:000174 44F400      move    #AAAAAA,x0          ; Erase last sector of FLASH
271                                     AAAAAA
272 P:000176 4C7000      move    x0,y:PMemStart+$5555 ; Unlock P:FLASH cycle #1
273                                     105555
274
275 P:000178 44F400      move    #555555,x0
276                                     555555
277 P:00017A 4C7000      move    x0,y:PMemStart+$2AAA ; Unlock P:FLASH cycle #2
278                                     102AAA
279
280 P:00017C 44F400      move    #808080,x0
281                                     808080
282 P:00017E 4C7000      move    x0,y:PMemStart+$5555 ; Send setup command

```

```

271          105555
272 P:000180 44F400      move    # $AAAAAA,x0
          AAAAAA
273 P:000182 4C7000      move    x0,y:PMemStart+$5555          ; Unlock P:FLASH cycle #1
          105555
274
275 P:000184 44F400      move    # $555555,x0
          555555
276 P:000186 4C7000      move    x0,y:PMemStart+$2AAA          ; Unlock P:FLASH cycle #2
          102AAA
277
278 P:000188 44F400      move    # $303030,x0
          303030
279 P:00018A 077084      move    x0,p:PMemEnd-$800          ; Send sector erase command
          17F800
280
281 P:00018C 44F400      move    # $FFFFFF,x0          ; and select sector to erase
          FFFFFFFF
282          p_wait_til_erased
283 P:00018E 07F08E      move    p:PMemEnd-$800,a ; Get current value of location in last sector
          17F800
284 P:000190 200045      cmp      x0,a          ; Fully Erased?
285 P:000191 0527DD      bne     p_wait_til_erased          ; No
286
287
288          ;----- Write Data Buffer Back to FLASH (if RAM available) -----
289
290          ;----- Write P:FLASH Routine -----
291          ; b = contains data to be written to FLASH.
292          ; r0 = points to location in FLASH to be written.
293          p_write_checksum
294 P:000192 44F400      move    # $AAAAAA,x0
          AAAAAA
295 P:000194 4C7000      move    x0,y:PMemStart+$5555          ; Unlock P:FLASH cycle #1
          105555
296
297 P:000196 44F400      move    # $555555,x0
          555555
298 P:000198 4C7000      move    x0,y:PMemStart+$2AAA          ; Unlock P:FLASH cycle #2
          102AAA
299
300 P:00019A 44F400      move    # $A0A0A0,x0
          A0A0A0
301 P:00019C 4C7000      move    x0,y:PMemStart+$5555          ; Send FLASH write command
          105555
302
303 P:00019E 07608F      move    b,p:(r0)          ; Send data to write to P:FLASH
304
305          p_write_wait
306 P:00019F 07E084      move    p:(r0),x0          ; Get current P:FLASH value at write location
307 P:0001A0 20004D      cmp      x0,b          ; Write Done?
308 P:0001A1 0527DE      bne     p_write_wait          ; No
309
310          ; Yes
311          p_done
312          ;*****
313          ;*****
314 P:0001A2 05F420      move    #-1,m0          ; Set LINEAR addressing mode
          FFFFFFFF
315 P:0001A4 60F400      move    #XMemStart,r0          ; Set Starting Address of X:FLASH
          100000
316 P:0001A6 70F400      move    #XMemSize,n0          ; Set to Size of X:Flash
          080000
317
318 P:0001A8 200013      clr      a
319 P:0001A9 20001B      clr      b
320 P:0001AA 560200      move    a,x:CKSUM_CALC_X          ; Initialize computed checksum -> $000000
321 P:0001AB 560300      move    a,x:CKSUM_READ_X          ; Initialize read checksum -> $000000
322
323          ;----- Compute the 24-bit X: Space Checksum -----
324 P:0001AC 06D810      dor      n0,x_loop
          000003
325 P:0001AE 56D800      move    x:(r0)+,a          ; Get the X:FLASH location Value
326 P:0001AF 200018      add      a,b          ; Compute checksum
327          x_loop
328
329 P:0001B0 56E000      move    x:(r0),a          ; Get Checksum from X:FLASH
330 P:0001B1 570200      move    b,x:CKSUM_CALC_X          ; Save the Computed Checksum value
331 P:0001B2 20001B      clr      b          ; Clear b0, b1 and b2
332 P:0001B3 560300      move    a,x:CKSUM_READ_X          ; Save the Read Checksum value

```

```

333      P:0001B4 578200      move      x:CKSUM_CALC_X,b      ; Put Calculated Checksum value in b1
334      P:0001B5 20000D      cmp       a,b      ; Old Checksum = New Checksum?
335      P:0001B6 0D104A      beq       x_done      ; Yes
336                                     ; No
337      ;----- See if Checksum Location is Erased -----
338      P:0001B8 44F400      move      #FFFFFF,x0      ; FLASH erased value
339      P:0001BA 200045      cmp       x0,a      ; Contents of checksum location = Erased?
340      P:0001BB 0D104A      beq       x_write_checksum ; Yes, Go write new checksum value to FLASH
341                                     ; No
342      ;-----
343      ;
344      ;
345      ; If at least 64Kx24-bit words of external RAM is available in the system
346      ; then; 1) the last sector of the FLASH can be read into external RAM
347      ; 2) the last sector of the FLASH can be erased,
348      ; 3) and the last sector of data along with the new checksum
349      ; can be written back into the FLASH.
350      ; otherwise; 1) erase the last sector of the FLASH,
351      ; 2) and write the checksum to the FLASH.
352      ;-----
353      ;-- Copy the last sector of FLASH into external RAM (if RAM available) -----
354      ;-----
355      ;----- Erase last sector of FLASH -----
356      P:0001BD 44F400      move      #AAAAAA,x0
357      P:0001BF 4C7000      move      x0,y:XMemStart+$5555      ; Unlock X:FLASH cycle #1
358      P:0001C1 44F400      move      #555555,x0
359      P:0001C3 4C7000      move      x0,y:XMemStart+$2AAA      ; Unlock X:FLASH cycle #2
360      P:0001C5 44F400      move      #808080,x0
361      P:0001C7 4C7000      move      x0,y:XMemStart+$5555      ; Send setup command
362      P:0001C9 44F400      move      #AAAAAA,x0
363      P:0001CB 4C7000      move      x0,y:XMemStart+$5555      ; Unlock X:FLASH cycle #1
364      P:0001CD 44F400      move      #555555,x0
365      P:0001CF 4C7000      move      x0,y:XMemStart+$2AAA      ; Unlock X:FLASH cycle #2
366      P:0001D1 44F400      move      #303030,x0
367      P:0001D3 447000      move      x0,x:XMemEnd-$800      ; Send sector erase command
368      P:0001D5 44F400      move      #FFFFFF,x0      ; and select sector to erase
369      P:0001D7 56F000      move      x:XMemEnd-$800,a ; Get current value of location in last sector
370      P:0001D9 200045      cmp       x0,a      ; Fully Erased?
371      P:0001DA 0527DD      bne      x_wait_til_erased ; No
372                                     ; Yes
373      ;----- Write Data Buffer Back to FLASH (if RAM available) -----
374      ;----- Write X:FLASH Routine -----
375      ; b = contains data to be written to FLASH.
376      ; r0 = points to location in FLASH to be written.
377      x_write_checksum
378      P:0001DB 44F400      move      #AAAAAA,x0
379      P:0001DD 4C7000      move      x0,y:XMemStart+$5555      ; Unlock X:FLASH cycle #1
380      P:0001DF 44F400      move      #555555,x0
381      P:0001E1 4C7000      move      x0,y:XMemStart+$2AAA      ; Unlock X:FLASH cycle #2
382      P:0001E3 4C7000      move      x0,y:XMemStart+$2AAA
383      P:0001E5 4C7000      move      x0,y:XMemStart+$2AAA
384      P:0001E7 4C7000      move      x0,y:XMemStart+$2AAA
385      P:0001E9 4C7000      move      x0,y:XMemStart+$2AAA
386      P:0001EB 4C7000      move      x0,y:XMemStart+$2AAA
387      P:0001ED 4C7000      move      x0,y:XMemStart+$2AAA
388      P:0001EF 4C7000      move      x0,y:XMemStart+$2AAA
389      P:0001F1 4C7000      move      x0,y:XMemStart+$2AAA
390      P:0001F3 4C7000      move      x0,y:XMemStart+$2AAA
391      P:0001F5 4C7000      move      x0,y:XMemStart+$2AAA
392      P:0001F7 4C7000      move      x0,y:XMemStart+$2AAA

```

```

393
394 P:0001E3 44F400      move    #A0A0A0,x0
395 P:0001E5 4C7000      move    x0,y:YMemStart+$5555      ; Send FLASH write command
396      105555
397 P:0001E7 576000      move    b,x:(r0)      ; Send data to write to X:FLASH
398
399      x_write_wait
400 P:0001E8 44E000      move    x:(r0),x0      ; Get current X:FLASH value at write location
401 P:0001E9 20004D      cmp     x0,b      ; Write Done?
402 P:0001EA 0527DE      bne     x_write_wait      ; No
403      ; Yes
404      x_done
405      ;*****
406      ;*****
407      do_y_checksum
408 P:0001EB 05F420      move    #-1,m0      ; Set LINEAR addressing mode
409      FFFFFFFF
409 P:0001ED 60F400      move    #YMemStart,r0      ; Set Starting Address of Y:FLASH
410      100000
410 P:0001EF 70F400      move    #YMemSize,n0      ; Set to Size of Y:Flash
411      080000
412 P:0001F1 200013      clr     a
413 P:0001F2 20001B      clr     b
414 P:0001F3 560400      move    a,x:CKSUM_CALC_Y      ; Initialize computed checksum -> $000000
415 P:0001F4 560500      move    a,x:CKSUM_READ_Y      ; Initialize read checksum -> $000000
416
417      ;----- Compute the 24-bit Y: Space Checksum -----
418 P:0001F5 06D810      dor     n0,y_loop
419      000003
419 P:0001F7 5ED800      move    y:(r0)+,a      ; Get the Y:FLASH location Value
420 P:0001F8 200018      add     a,b      ; Compute checksum
421      y_loop
422
423 P:0001F9 5EE000      move    y:(r0),a      ; Get Checksum from Y:FLASH
424 P:0001FA 570400      move    b,x:CKSUM_CALC_Y      ; Save the Computed Checksum value
425 P:0001FB 20001B      clr     b      ; Clear b0, b1 and b2
426 P:0001FC 560500      move    a,x:CKSUM_READ_Y      ; Save the Read Checksum value
427 P:0001FD 578400      move    x:CKSUM_CALC_Y,b      ; Put Calculated Checksum value in b1
428 P:0001FE 20000D      cmp     a,b      ; Old Checksum = New Checksum?
429 P:0001FF 0D104A      beq     y_done      ; Yes
430      000035
431      ; No
432 P:000201 44F400      move    #FFFFFFF,x0      ; FLASH erased value
433      FFFFFFFF
433 P:000203 200045      cmp     x0,a      ; Contents of checksum location = Erased?
434 P:000204 0D104A      beq     y_write_checksum ; Yes, Go write new checksum value to FLASH
435      000020
436      ; No
437      ;-----
438      ;
439      ; N O T E
440      ;-----
441      ; If at least 64Kx24-bit words of external RAM is available in the system
442      ; then; 1) the last sector of the FLASH can be read into external RAM
443      ; 2) the last sector of the FLASH can be erased,
444      ; 3) and the last sector of data along with the new checksum
445      ; can be written back into the FLASH.
446      ; otherwise; 1) erase the last sector of the FLASH,
447      ; 2) and write the checksum to the FLASH.
448      ;-----
449      ;-- Copy the last sector of FLASH into external RAM (if RAM available) -----
450      ;-----
451 P:000206 44F400      move    #AAAAAA,x0
452      AAAAAA
452 P:000208 4C7000      move    x0,y:YMemStart+$5555      ; Unlock Y:FLASH cycle #1
453      105555
454 P:00020A 44F400      move    #$555555,x0
455      555555
455 P:00020C 4C7000      move    x0,y:YMemStart+$2AAA      ; Unlock Y:FLASH cycle #2
456      102AAA
457 P:00020E 44F400      move    #$808080,x0
458      808080
458 P:000210 4C7000      move    x0,y:YMemStart+$5555      ; Send setup command
459      105555

```

## +5 V Flash Memory

```
459
460      P:000212 44F400      move    #$AAAAAA,x0
461      P:000214 4C7000      move    x0,y:YMemStart+$5555      ; Unlock Y:FLASH cycle #1
462      105555
463      P:000216 44F400      move    #$555555,x0
464      P:000218 4C7000      move    x0,y:YMemStart+$2AAA      ; Unlock Y:FLASH cycle #2
465      102AAA
466      P:00021A 44F400      move    #$303030,x0
467      P:00021C 4C7000      move    x0,y:YMemEnd-$800      ; Send sector erase command
468      17F800      ; and select sector to erase
469      P:00021E 44F400      move    #$FFFFFF,x0
470      FFFFFFFF
471      P:000220 5EF000      y_wait_til_erased
472      17F800      move    y:YMemEnd-$800,a ; Get current value of location in last sector
473      P:000222 200045      cmp     x0,a      ; Fully Erased?
474      P:000223 0527DD      bne     y_wait_til_erased      ; No
475      ; Yes
476      ;----- Write Data Buffer Back to FLASH (if RAM available) -----
477
478      ;----- Write Y:FLASH Routine -----
479      ; b = contains data to be written to FLASH.
480      ; r0 = points to location in FLASH to be written.
481      y_write_checksum
482      P:000224 44F400      move    #$AAAAAA,x0
483      P:000226 4C7000      move    x0,y:YMemStart+$5555      ; Unlock Y:FLASH cycle #1
484      105555
485      P:000228 44F400      move    #$555555,x0
486      P:00022A 4C7000      move    x0,y:YMemStart+$2AAA      ; Unlock Y:FLASH cycle #2
487      102AAA
488      P:00022C 44F400      move    #$A0A0A0,x0
489      P:00022E 4C7000      move    x0,y:YMemStart+$5555      ; Send FLASH write command
490      105555
491      P:000230 5F6000      move    b,y:(r0)      ; Send data to write to Y:FLASH
492
493      y_write_wait
494      P:000231 4CE000      move    y:(r0),x0      ; Get current Y:FLASH value at write location
495      P:000232 20004D      cmp     x0,b      ; Write Done?
496      P:000233 0527DE      bne     y_write_wait      ; No
497      ; Yes
498      y_done
499      ;*****
500
501      P:000234 050C00      bra     *      ; Done, Do a dynamic Halt
502
503      end    flash2

0      Errors
0      Warnings
```




### 3.3 128K × 16-Bit X Data and Y Data Flash Example

This section describes a 128K × 16-bit X data and 128K × 16-bit Y data memory space Flash implementation using the AMD Am29F400-150 device. See **Figure 3-12** for the memory map layout and **Figure 3-13** for the block diagram. Sixteen-bit coefficient and data arrays are stored externally in non-volatile storage, allowing results from previous operations to be stored before power is removed and to be recalled on power up.


For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. For a 150 nS Flash, twelve wait states are required. This 5 V device is organized as 256K × 16-bit words with a 150 nS access time. One memory device is used to achieve the 16-bit memory bus.

Level conversion to and from 3.3 V and 5 V is necessary on the 16-bit data bus to accommodate the 5 V Flash memory devices. This is accomplished using two Quality Semiconductor QS3245 QuickSwitch<sup>®</sup> 8-bit Bus Switches. These switches allow the connection of 3.3 V CMOS logic, DSP data bus, on one side and 5 V TTL-compatible logic, memory devices, on the other side, effectively providing a 3.3 V-to-5 V level conversion. The 0.25 nS propagation delay is not significant. **Figure 3-16** shows the schematic for this example.

Address Attribute Line 1 is configured to select the Flash device when an X data or Y data access is requested in the address range from \$100000 to \$11FFFF. Address Attribute Line 0 is configured to select the 256K Flash bank between 128K of X data space and 128K of Y data space. The Address Attribute implementation details are presented in **Section 3.3.2**, "DSP56303 Port A Timing Requirements and Register Settings," on page 33 and in the program listing in **Example 3-3** on page 37.



**Figure 3-12.** 128K × 16 X Data and Y Data Memory Map



**Figure 3-13.** 128K × 16-Bit X Data and Y Data Flash Block Diagram

### 3.3.1 Flash Timing Requirements


For the Flash device to work properly, its timing requirements must be met. Following are the timing requirements for the Am29F400-150 256K × 16-bit 150nS Flash.

### 3.3.1.1 Am29F400-150 Read Cycle Timing

**Table 3-6** shows the memory read timing specification values used in the memory read cycle timing diagram, **Figure 3-14**.

**Table 3-6.** Am29F400-150 Memory Read Timing Specifications

Read Cycle Parameter	Symbol	Min	Max
Read Cycle Time	$t_{RC}$	150 nS	—
Address to Output Delay	$t_{ACC}$	—	150 nS
Chip Enable to Output Delay	$t_{CE}$	—	150 nS
Output Enable to Output Delay	$t_{OE}$	—	55 nS
Output Hold Time from Address, $\overline{CE}$ or $\overline{OE}$ . Whichever occurs first.	$t_{OH}$	0 nS	—




**Figure 3-14.** Am29F400 Memory Read Cycle Timing Diagram

### 3.3.1.2 Am29F400-150 Write Cycle Timing

**Table 3-7** shows the memory write timing specification values used in the memory write cycle timing diagram, **Figure 3-15**.

**Table 3-7.** AM29F400 Memory Write Cycle Timing Diagram

Write Cycle Parameter	Symbol	Min	Max
Write Cycle Time	$t_{WC}$	150 nS	—
Address Setup Time	$t_{AS}$	0 nS	—
$\overline{CE}$ Setup Time	$t_{CS}$	0 nS	—
Write Pulse Width	$t_{WP}$	50 nS	—
Data Setup Time	$t_{DS}$	50 nS	—
Data Hold Time	$t_{DH}$	0 nS	—

**Figure 3-15.** Am29F400 Memory Write Cycle Timing Diagram.

### 3.3.1.3 Flash Programming Procedures

You can program non-volatile memory locations in the Flash if the location has not been written with a zero in any of the eight bits. However, if the memory location has been previously written, then you must first erase it. The Am29F400 device is organized as eight sectors of 64K bytes each, and to erase a memory location, you must erase the sector in which the memory location resides.

To write to an erased memory location, write the following data sequence to the Flash:

1. Write \$AAAA00 to location \$5555 relative to the Flash.
2. Write \$555500 to location \$2AAA relative to the Flash.
3. Write \$A0A000 to location \$5555 relative to the Flash.
4. Write 16-bit DATA to Address in the Flash.
5. Read Address until DATA written = DATA read.

To erase a sector, write the following data sequence to the Flash:

1. Write \$AAAA00 to location \$5555 relative to the Flash.
2. Write \$555500 to location \$2AAA relative to the Flash.
3. Write \$808000 to location \$5555 relative to the Flash.
4. Write \$AAAA00 to location \$5555 relative to the Flash.
5. Write \$555500 to location \$2AAA relative to the Flash.
6. Write \$303000 to Sector Address Location relative to the Flash.
7. Read location in erasing Sector until DATA read = \$FFFFxx.

**Note:** Only the upper 16 bits of the 24-bit data word are significant.

### 3.3.2 DSP56303 Port A Timing Requirements and Register Settings

For optimal use of the 128K x 16-bit X data and Y data space memory configuration, set up the following DSP control registers.

Set the core speed of the DSP for optimum processor and memory performance using the DSP PLL and Clock Generation (PCTL) register. For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. The PCTL value combines the following bits for each feature:

- Desired Core Frequency = 80 MHz
- Given the External Frequency = 4.000 MHz
- Predivider value = 1, Bits 20–23 = \$0.
- Low-power Divider value = 1, Bits 12–14 = \$0.
- VCO Multiplication value = 20, Bits 0–11 = \$013.
- Crystal less than 200 kHz, Bit 15 = 0.
- Disable XTAL drive output, Bit 16 = 0.
- PLL runs during STOP, Bit 17 = 1.
- Enable PLL operation, Bit 18 = 1.
- Disable core clock output, Bit 19 = 1.

The value loaded into the PCTL is \$0E0013.

Address Attribute Pin 1 (AA1) enables, via Flash  $\overline{CE}$ , external 128K Flash bank accesses in the address range from \$100000 to \$11FFFF during X data and Y data space requests. Configure the memory address space requirements for the Address Attribute Pin 1 using the Address Attribute Register 1 (AAR1). The AAR1 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 0.
- Activate the AA pin during external program space accesses, Bit 3 = 0.
- Activate the AA pin during external X data space accesses, Bit 4 = 1.
- Activate the AA pin during external Y data space accesses, Bit 5 = 1.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 0.
- Specify the number of address bits to compare, Bits 8–11 = \$7.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$100.

The value loaded into the AAR1 is \$100731.

Address Attribute Pin 0 (AA0) switches, via Flash A17, between X data and Y data space 128K Flash bank accesses in the address range from \$100000 to \$11FFFF during 'X' and 'Y' data space requests. Configure the memory address space requirements for the Address Attribute Pin 0 using the Address Attribute Register 0 (AAR0). The AAR0 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 1.
- Activate the AA pin during external program space accesses, Bit 3 = 0.
- Activate the AA pin during external X data space accesses, Bit 4 = 1.
- Activate the AA pin during external Y data space accesses, Bit 5 = 0.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 0.
- Specify the number of address bits to compare, Bits 8–11 = \$7.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$100.

The value loaded into the AAR0 is \$100715.

The value loaded into AAR2 and AAR3 is \$000000.

Select the proper number of wait states for the memory configuration using the Bus Control Register (BCR). The BCR value combines the following bits for each feature:

- Address attribute area 0 wait states, Bits 0–4 = \$C.
- Address attribute area 1 wait states, Bits 5–9 = \$C.
- Address attribute area 2 wait states, Bits 10–12 = \$0.
- Address attribute area 3 wait states, Bits 13–15 = \$0.
- Default address area wait states, Bits 16–20 = \$0.
- Bus state status, Bit 21 = 0.
- Enable Bus Lock Hold, Bit 22 = 0.
- Enable Bus Request Hold, Bit 23 = 0.

The value loaded into the BCR is \$00018C.

Configure the operating mode and external memory controls using the Operating Mode Register (OMR). The OMR value combines the following bits for each feature:


- MA–MD bits specify the DSP operating mode, Bits 0–3 = \$0.
- External Bus Disable bit disables the external bus controller for power conservation when external memory is not used, Bit 4 = \$0.
- Memory Switch Mode bit reconfigures internal memory spaces, Bit 7 = \$0.
- Transfer Acknowledge Synchronize Select bit selects the synchronization method for the Transfer Acknowledge (TA) pin, Bit 11 = \$0.
- Bus Release Timing bit selects between a fast and slow bus release of the  $\overline{BB}$  pin, Bit 12 = \$0.
- Address Attribute Priority Disable bit allows the Address Attribute pins, AA0–AA3, to be used in any combination, Bit 14 = \$1.
- All other OMR bits are selected for their defaults of \$0.

The value loaded into the OMR is \$004000.

Configure the memory mode of the DSP using the Status Register (SR). The SR value combines the following bits for each feature:

- Sixteen-bit Compatibility mode enables full compatibility with object code written for the DSP56000 family of DSPs, Bit 13 = \$0.
- Instruction Cache Enable bit enables the instruction cache controller and changes the last 1K of internal program memory into cache memory, Bit 19 = \$1.
- All other Status Register bits are selected for their defaults of \$0.

The value loaded into the SR is \$080000, which is the value loaded during reset.





**Example 3-3. 256K × 16-Bit X Data and Y Space FLASH Memory Checksum Verify Program**

Motorola DSP56300 Assembler Version 6.0.1.6 97-02-23 11:05:36 flash3.asm

```

1          page    132,60,3,3,
2          ;
3          ;      flash3.asm - Simple program to calculate and write a 16-bit Checksum
4          ;      for a 256K x 16-bit block of X-Data and a
5          ;      256K x 16-bit block of Y-Data memory using a DSP56303.
6          ;
7          ;      The program runs in Internal P:RAM to calculate the checksum;
8          ;      on External X:FLASH from $100000 - $11FFFF @ 12w/s and
9          ;      on External Y:FLASH from $100000 - $11FFFF @ 12w/s.
10         ;
11
12         100000      XMemStart      equ      $100000
13         120000      XMemEnd       equ      $120000
14         020000      XMemSize      equ      XMemEnd-XMemStart ; Last Word is stored Checksum value
15
16         100000      YMemStart      equ      $100000
17         120000      YMemEnd       equ      $120000
18         020000      YMemSize      equ      YMemEnd-YMemStart ; Last Word is stored Checksum value
19
20         ;--- Program Specific Storage Locations (X DATA SPACE)
21         CKSUM_CALC_X      equ      $000000 ; X Space Computed Checksum Value
22         000000
23         CKSUM_READ_X      equ      $000001 ; X Space Checksum in Last Memory Location
24         000001
25         CKSUM_CALC_Y      equ      $000002 ; Y Space Computed Checksum Value
26         000002
27         CKSUM_READ_Y      equ      $000003 ; Y Space Checksum in Last Memory Location
28         000003
29
30         ;--- DSP56303 Control Registers (X I/O SPACE)
31         BCR              equ      $FFFFFB ; Bus Control Register
32         PCTL              equ      $FFFFFD ; PLL Control Register
33         AAR0              equ      $FFFFF9 ; Address Attribute Register 0
34         AAR1              equ      $FFFFF8 ; Address Attribute Register 1
35
36         ;--- PCTL value = 0x0E0013
37         prediv            equ      0 ; Pre-Divider = 1
38         lowdiv            equ      0 ; Low Power Divider = 1
39         pllmul            equ      19 ; VCO Mult = 20; (19+1)*4.00MHz=80.00MHz
40         crystal           equ      0 ; No, Crystal not less than 200kHz
41         disXTAL           equ      0 ; No, do not disable crystal use
42         pllstop           equ      $020000 ; Yes, PLL runs during STOP
43         enpll             equ      $040000 ; Yes, enable PLL operation
44         disclk            equ      $080000 ; Yes, disable CORE clock output
45         0E0013          PCTL_value equ      prediv+lowdiv+pllmul+crystal+disXTAL+pllstop+enpll+disclk
46
47         ;--- AAR1 value = 0x100731
48         acctype1          equ      1 ; External Memory access type = 0x1
49         aahigh1           equ      0 ; Enable AAL pin to be low when selected
50         aapl              equ      0 ; No, Enable AAL pin on ext 'P' accesses
51         aax1              equ      $10 ; Yes, Enable AAL pin on ext 'X' accesses
52         aay1              equ      $20 ; Yes, Enable AAL pin on ext 'Y' accesses
53         aswap1            equ      0 ; No, Enable address bus swap
54         enpack1           equ      0 ; No, Enable packing/unpacking logic
55         nadd1             equ      $000700 ; Compare 7 address bits
56         msadd1            equ      $100000 ; Most significant portion of address,
57         ; $100000 - 11ffff, to compare.
58         ; (0001,000x,xxxx,xxxx,xxxx,xxxx)
59         100731          AAR1_value equ      acctype1+aahigh1+aapl+aax1+aay1+aswap1+enpack1+nadd1+msadd1
60
61         ;--- AAR0 value = 0x100715
62         acctype           equ      1 ; External Memory access type = 0x1
63         aahigh            equ      $4 ; Enable AA0 pin to be High when selected
64         aap               equ      0 ; No, Enable AA0 pin on ext 'P' accesses
65         aax               equ      $10 ; Yes, Enable AA0 pin on ext 'X' accesses
66         aay               equ      0 ; No, Enable AA0 pin on ext 'Y' accesses
67         aswap             equ      0 ; No, Enable address bus swap
68         enpack            equ      0 ; No, Enable packing/unpacking logic
69         nadd              equ      $000700 ; Compare 7 address bits
70         msadd             equ      $100000 ; Most significant portion of address,
71         ; $100000 - 11ffff, to compare.
72         ; (0001,000x,xxxx,xxxx,xxxx,xxxx)
73         100715          AAR0_value equ      acctype+aahigh+aap+aax+aay+aswap+enpack+nadd+msadd
74
75         ;--- BCR value = 0x00018C
76         00000C          aaa0ws      equ      $C ; Address Attribute Area 0 w/s = 12

```

```

77      000180      aaalws      equ      $180      ; Address Attribute Area 1 w/s = 12
78      000000      aaa2ws      equ      0          ; Address Attribute Area 2 w/s = 0
79      000000      aaa3ws      equ      0          ; Address Attribute Area 3 w/s = 0
80      000000      defws       equ      0          ; Default Address Area w/s = 0
81      000000      busss       equ      0          ; Bus state status = 0
82      000000      enblh       equ      0          ; Enable Bus Lock Hold = 0
83      000000      enbrh       equ      0          ; Enable Bus Request Hold = 0
84      00018C      BCR_value    equ      aaa0ws+aaalws+aaa2ws+aaa3ws+defws+busss+enblh+enbrh
85
86      ;-----
87      P:000100      org      p:$100      ; Keep the program in internal RAM
88
89      flash3
90
91      ;----- Initialization Section -----
92      P:000100 08F4BD      movep     #PCTL_value,x:PCTL      ; Set PLL Control Register
93      P:000102 05F43A      movec     #$004000,OMR          ; Disable Address Attribute Priority
94      P:000104 05F439      movec     #$080000,SR           ; Enable 1K Cache
95      P:000106 08F4BB      movep     #BCR_value,x:BCR       ; Set external wait states
96      P:000108 08F4B9      movep     #AAR0_value,x:AAR0     ; Set Address Attribute Reg0
97      P:00010A 08F4B8      movep     #AAR1_value,x:AAR1     ; Set Address Attribute Reg1
98
99      ;-----
100     ;-----
101     do_x_checksum
102     P:00010C 05F420      move      #-1,m0          ; Set LINEAR addressing mode
103     P:00010E 60F400      move      #XMemStart,r0       ; Set Starting Address of X:FLASH
104     P:000110 70F400      move      #XMemSize,n0        ; Set to Size of X:FLASH
105
106     P:000112 200013      clr        a
107     P:000113 20001B      clr        b
108     P:000114 560000      move      a,x:CKSUM_CALC_X ; Initialize computed checksum -> $000000
109     P:000115 560100      move      a,x:CKSUM_READ_X ; Initialize read checksum -> $000000
110
111     ;----- Compute the Checksum -----
112     P:000116 44F400      move      #$FFFF00,x0         ; Read Mask
113     P:000118 06D810      dor        n0,x_loop
114     P:00011A 56D800      move      x:(r0)+,a           ; Get the X:FLASH location Value
115     P:00011B 200046      and        x0,a              ; Force input value to be $xxxx00
116     P:00011C 200018      add        a,b              ; Compute checksum
117     x_loop
118
119     P:00011D 56E000      move      x:(r0),a           ; Get Old Checksum value
120     P:00011E 20004E      and        x0,b              ; Force calculated Checksum to be $xxxx00
121     P:00011F 200046      and        x0,a              ; Force Old Checksum to be $xxxx00
122     P:000120 570000      move      b,x:CKSUM_CALC_X    ; Save the Computed Checksum value
123     P:000121 20001B      clr        b
124     P:000122 560100      move      a,x:CKSUM_READ_X    ; Save the Old Checksum value
125     P:000123 578000      move      x:CKSUM_CALC_X,b    ; Put Calculated Checksum value in b1
126     P:000124 20000D      cmp        a,b              ; Old Checksum = New Checksum?
127     P:000125 0D104A      beq        x_done            ; Yes
128
129     ; No
130     P:000127 44F400      move      #$FFFF00,x0         ; FLASH erased value
131     P:000129 200045      cmp        x0,a              ; Contents of checksum location = Erased?
132     P:00012A 0D104A      beq        x_write_checksum    ; Yes
133
134     ; No
135     ;-----
136     ;----- N O T E -----
137     ; If at least 64Kx16-bit words of external RAM is available in the system
138     ; then; 1) the last sector of the FLASH can be read into external RAM
139     ; 2) the last sector of the FLASH can be erased,
140     ; 3) and the last sector of data along with the new checksum
141     ; can be written back into the FLASH.
142     ; otherwise; 1) erase the last sector of the FLASH,
143     ; 2) and write the checksum to the FLASH.

```

```

144                                     ;-----
145                                     ;-----
146                                     ;--- Copy the last sector of FLASH into external RAM (if RAM available) ---
147                                     ;-----
148
149                                     ;----- Erase last sector of FLASH -----
150 P:00012C 44F400      move      #SAAAA00,x0
151 P:00012E 4C7000      move      x0,y:XMemStart+$5555      ; Unlock X:FLASH cycle #1
152                                     105555
153 P:000130 44F400      move      #S555500,x0
154 P:000132 4C7000      move      x0,y:XMemStart+$2AAA      ; Unlock X:FLASH cycle #2
155                                     102AAA
156 P:000134 44F400      move      #S808000,x0
157 P:000136 4C7000      move      x0,y:XMemStart+$5555      ; Send setup command
158                                     105555
159 P:000138 44F400      move      #SAAAA00,x0
160 P:00013A 4C7000      move      x0,y:XMemStart+$5555      ; Unlock X:FLASH cycle #1
161                                     105555
162 P:00013C 44F400      move      #S555500,x0
163 P:00013E 4C7000      move      x0,y:XMemStart+$2AAA      ; Unlock X:FLASH cycle #2
164                                     102AAA
165 P:000140 44F400      move      #S303000,x0
166 P:000142 447000      move      x0,x:XMemEnd-$800          ; Send sector erase command
167                                     11F800
168 P:000144 44F400      move      #SFFFF00,x0
169                                     FFFF00
170 P:000146 56F000      move      x:XMemEnd-$800,a      ; Get current value of location in last sector
171                                     11F800
172 P:000148 200046      and        x0,a
173 P:000149 200045      cmp        x0,a      ; Fully Erased?
174 P:00014A 0527DC      bne        x_wait_til_erased      ; No
175                                     ; Yes
176
177                                     ;----- Write Data Buffer Back to FLASH (if RAM available) -----
178                                     ;----- X:FLASH Write Routine -----
179                                     ; b = contains data to be written to FLASH.
180                                     ; r0 = points to location in FLASH to be written.
181 x_write_checksum
182 P:00014B 44F400      move      #SAAAA00,x0
183 P:00014D 4C7000      move      x0,y:XMemStart+$5555      ; Unlock X:FLASH cycle #1
184                                     105555
185 P:00014F 44F400      move      #S555500,x0
186 P:000151 4C7000      move      x0,y:XMemStart+$2AAA      ; Unlock X:FLASH cycle #2
187                                     102AAA
188 P:000153 44F400      move      #SA0A000,x0
189 P:000155 4C7000      move      x0,y:XMemStart+$5555      ; Send FLASH write command
190                                     105555
191 P:000157 576000      move      b,x:(r0)      ; Send data to write to X:FLASH
192
193 P:000158 44F400      move      #SFFFF00,x0
194                                     FFFF00
195 P:00015A 56E000      move      x:(r0),a      ; Get current X:FLASH value at write location
196 P:00015B 200046      and        x0,a      ; Force read value to be $xxxx00
197 P:00015C 20000D      cmp        a,b      ; Write Done?
198 P:00015D 0527DD      bne        x_write_wait      ; No
199                                     ; Yes
200 x_done
201 ;*****
202 ;*****
203 do_y_checksum

```

## +5 V Flash Memory

```
204      P:00015E 05F420      move      #-1,m0      ; Set LINEAR addressing mode
          FFFFFF
205      P:000160 60F400      move      #YMemStart,r0      ; Set Starting Address of Y:FLASH
          100000
206      P:000162 70F400      move      #YMemSize,n0      ; Set to Size of Y:Flash
          020000
207
208      P:000164 200013      clr      a
209      P:000165 20001B      clr      b
210      P:000166 560200      move      a,x:CKSUM_CALC_Y      ; Initialize computed checksum -> $000000
211      P:000167 560300      move      a,x:CKSUM_READ_Y      ; Initialize read checksum -> $000000
212
213      ;----- Compute the Checksum -----
214      P:000168 44F400      move      #$FFFF00,x0
          FFFF00
215      P:00016A 06D810      dor      n0,y_loop
          000004
216      P:00016C 5ED800      move      y:(r0)+,a      ; Get the Y:FLASH location Value
217      P:00016D 200046      and      x0,a      ; Force read value to $xxxx00
218      P:00016E 200018      add      a,b      ; Compute checksum
          y_loop
219
220
221      P:00016F 5EE000      move      y:(r0),a      ; Get Old Checksum value
222      P:000170 20004E      and      x0,b      ; Force calculated checksum to $xxxx00
223      P:000171 200046      and      x0,a      ; Force Old Checksum to $xxxx00
224      P:000172 570200      move      b,x:CKSUM_CALC_Y      ; Save the Computed Checksum value
225      P:000173 20001B      clr      b
226      P:000174 560300      move      a,x:CKSUM_READ_Y      ; Save the Old Checksum value
227      P:000175 578200      move      x:CKSUM_CALC_Y,b      ; Get calculated Checksum value in b1
228      P:000176 20000D      cmp      a,b      ; Old Checksum = New Checksum?
229      P:000177 0D104A      beq      y_done      ; Yes
          000039
          ; No
230
231      ;----- See if Checksum Location is Erased -----
232      P:000179 44F400      move      #$FFFF00,x0      ; FLASH erased value
          FFFF00
233      P:00017B 200045      cmp      x0,a      ; Contents of checksum location = Erased?
234      P:00017C 0D104A      beq      y_write_checksum      ; Yes
          000021
235
236      ;-----
237      ;
238      ; N O T E
239      ;-----
240      ; If at least 64Kx16-bit words of external RAM is available in the system
241      ; then; 1) the last sector of the FLASH can be read into external RAM
242      ; 2) the last sector of the FLASH can be erased,
243      ; 3) and the last sector of data along with the new checksum
244      ; can be written back into the FLASH.
245      ; otherwise; 1) erase the last sector of the FLASH,
246      ; 2) and write the checksum to the FLASH.
247      ;-----
248      ;--- Copy the last sector of FLASH into external RAM (if RAM available) ----
249      ;-----
250      ;----- Erase last sector of FLASH -----
251      P:00017E 44F400      move      #$AAAA00,x0
          AAAA00
252      P:000180 4C7000      move      x0,y:YMemStart+$5555      ; Unlock Y:FLASH cycle #1
          105555
253
254      P:000182 44F400      move      #$555500,x0
          555500
255      P:000184 4C7000      move      x0,y:YMemStart+$2AAA      ; Unlock Y:FLASH cycle #2
          102AAA
256
257      P:000186 44F400      move      #$808000,x0
          808000
258      P:000188 4C7000      move      x0,y:YMemStart+$5555      ; Send setup command
          105555
259
260      P:00018A 44F400      move      #$AAAA00,x0
          AAAA00
261      P:00018C 4C7000      move      x0,y:YMemStart+$5555      ; Unlock Y:FLASH cycle #1
          105555
262
263      P:00018E 44F400      move      #$555500,x0
          555500
264      P:000190 4C7000      move      x0,y:YMemStart+$2AAA      ; Unlock Y:FLASH cycle #2
          102AAA
265
266      P:000192 44F400      move      #$303000,x0
```

```

267      303000
P:000194 4C7000      move      x0,y:YMemEnd-$800      ; Send sector erase command
      11F800
268
269      P:000196 44F400      move      $FFFFF00,x0
      FFFF00
270      y_wait_til_erased
271      P:000198 5EF000      move      y:YMemEnd-$800,a ; Get current value of location in last sector
      11F800
272      P:00019A 200046      and       x0,a          ; Mask value to $xxxx00
273      P:00019B 200045      cmp       x0,a          ; Fully Erased?
274      P:00019C 0527DC      bne      y_wait_til_erased      ; No
275                                          ; Yes
276
277      ;----- Write Data Buffer Back to FLASH (if RAM available) -----
278
279      ;----- Y:FLASH Write Routine -----
280      ; b = contains data to be written to FLASH.
281      ; r0 = points to location in FLASH to be written.
282      y_write_checksum
283      P:00019D 44F400      move      $AAAA00,x0
      AAAA00
284      P:00019F 4C7000      move      x0,y:YMemStart+$5555      ; Unlock Y:FLASH cycle #1
      105555
285
286      P:0001A1 44F400      move      $555500,x0
      555500
287      P:0001A3 4C7000      move      x0,y:YMemStart+$2AAA      ; Unlock Y:FLASH cycle #2
      102AAA
288
289      P:0001A5 44F400      move      $A0A000,x0
      A0A000
290      P:0001A7 4C7000      move      x0,y:YMemStart+$5555      ; Send FLASH write command
      105555
291
292      P:0001A9 5F6000      move      b,y:(r0)          ; Send data to write to Y:FLASH
293
294      P:0001AA 44F400      move      $FFFFF00,x0
      FFFF00
295      y_write_wait
296      P:0001AC 5EE000      move      y:(r0),a      ; Get current Y:FLASH value at write location
297      P:0001AD 200046      and       x0,a
298      P:0001AE 20000D      cmp       a,b          ; Write Done?
299      P:0001AF 0527DD      bne      y_write_wait      ; No
300                                          ; Yes
301      y_done
302      ;*****
303
304      P:0001B0 050C00      bra       *          ; Done, Do a Dynamic Halt
305
306      end      flash3

0      Errors
0      Warnings

```



## 4 +3.3 V PEROM Memory

Programmable Erasable Read Only Memory (PEROM) provides non-volatile program and data storage which is in-circuit reprogrammable and offers relatively fast access times. However, even the fastest PEROM memories require a DSP core running at 80 MHz to generate external memory wait states. With each wait state equivalent to one clock period of the DSP core, one wait state for a core running at 80 MHz is roughly 12.5 nS.

When the external memory device requires address stability during an entire external access, a DSP56300 family derivative incurs an automatic one wait state penalty. Since PEROM devices require address stability, the DSP will operate with at least one wait state when using these external memories.

The following three Atmel PEROM design examples illustrate the ease and flexibility in using a single 3.3 V PEROM device with the DSP56300 family.


- The first example, 32K  $\times$  8-bit boot PEROM, shows one solution for an embedded system, which loads a program from PEROM at boot time into the DSP internal RAM and then executes it.
- The second example, 512K  $\times$  8-bit boot/overlay PEROM, shows another solution for a bootable embedded system. In this implementation, the DSP loads internal program RAM from the PEROM at boot time and then overlays new programs and data from the PEROM when needed.
- The third example, 32K  $\times$  16-bit X data and 32K  $\times$  16-bit Y data PEROM, shows a solution that allows a user to modify or upgrade the 16-bit reference data tables.

### 4.1 32K $\times$ 8-Bit Boot PEROM Example


Following is a 32K  $\times$  8-bit bootstrap PEROM implementation using the Atmel AT29LV256-25. See **Figure 4-1** for the memory map layout, **Figure 4-2** for the block diagram, and **Figure 4-5** for the schematic. By using a PEROM in this configuration, a program placed in the PEROM can be loaded into the DSP RAM at Boot time and executed. The program can then save an updated version of the program back into the PEROM for later restarts.

For this example, the DSP core runs at 80 MHz and the input frequency source is from a 4.000 MHz crystal. For a 250 nS PEROM, twenty wait states are required. During the DSP boot sequence, the DSP generates thirty-one wait states to accommodate slow memories. On exit from reset, the core for our example runs at 4.0 MHz, allowing a 7.7 mS access time device to be used. This 3.3 V device is organized as 32K  $\times$  8 bits with a 250 nS access time. One memory device is used to achieve the 8-bit wide boot bus.

During reset with Mode 1 selected, the DSP boot code configures Address Attribute Line 1 for program accesses in the address range \$D00000 to \$DFFFFF. The boot code then loads bytes from PEROM, packs them into 24-bit words and stores them into program RAM. The first word, three packed bytes read from the PEROM, indicates the number of words to load, and the second word contains the starting load address for the packed data. This starting load address is also the address that gains program control after the program load is completed.



**Figure 4-1.** 32K × 8-Bit Boot PEROM Memory Map



**Figure 4-2.** 32K × 8-Bit BOOT/Overlay PEROM Memory Example

### 4.1.1 PEROM Timing Requirements

For the PEROM device to work properly, its timing requirements must be met. Following are the timing requirements for the AT29LV256-25 32K × 8-bit 250 nS PEROM.


#### 4.1.1.1 AT29LV256-25 Read Cycle Timing

**Table 4-1** shows the memory read timing specification values used in the memory read cycle timing diagram, **Figure 4-3**.



**Table 4-1.** AT29LV256-25 Memory Read Timing Specifications

Read Cycle Parameter	Symbol	Min	Max
Address to Output Delay	$t_{ACC}$	—	250 nS
Chip Enable to Output Delay	$t_{CE}$	—	250 nS
Output Enable to Output Delay	$t_{OE}$	—	120 nS
Output Hold Time from Address, $\overline{CE}$ or $\overline{OE}$ . Whichever occurs first.	$t_{OH}$	0 nS	—


**Figure 4-3.** AT29LV256 Memory Read Cycle Timing Diagram

#### 4.1.1.2 AT29LV256-25 Write Cycle Timing

**Table 4-2** shows the memory write timing specification values used in the memory write cycle timing diagram, **Figure 4-4**.

**Table 4-2.** AT29LV256-25 Memory Write Timing Specifications

Write Cycle Parameter	Symbol	Min	Max
Write Cycle Time (to Program)	$t_{WC}$	—	20 mS
Address Setup Time	$t_{AS}$	10 nS	—
$\overline{CE}$ Setup Time	$t_{CS}$	0 nS	—
Write Pulse Width	$t_{WP}$	200 nS	—
Data Setup Time	$t_{DS}$	100 nS	—
Data Hold Time	$t_{DH}$	10 nS	—



**Figure 4-4.** AT29LV256 Memory Write Cycle Timing Diagram

Non-volatile memory locations in the PEROM are not individually programmable, but must be programmed as a sector of sixty-four locations. The AT29LV256 device is organized as 512 sectors of sixty-four bytes each. To change one memory location, program the entire sector in which the memory location resides. The programming cycle erases and programs all sixty-four locations; there is no separate erase cycle.

Writing to a PEROM memory location requires writing a complete sector, or 64 bytes of data, to the PEROM in the following sequence:

1. Write \$0000AA to location \$5555 relative to the PEROM.
2. Write \$000055 to location \$2AAA relative to the PEROM.
3. Write \$0000A0 to location \$5555 relative to the PEROM.
4. Write 64 bytes of data to sector in the PEROM.
5. Read last address in sector until data read = data written.

### 4.1.2 DSP56303 Port A Timing Requirements and Register Settings

For optimal use of the 32K × 8-bit Boot PEROM memory configuration, set up the following DSP control registers.

Set the core speed of the DSP for optimum processor and memory performance using the DSP PLL and Clock Generation (PCTL) register. For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. The PCTL register value combines the following bits for each feature:

- Desired Core Frequency = 80 MHz
- Given the External Frequency = 4.000 MHz
- Predivider value = 1, Bits 20–23 = \$0
- Low-power Divider value = 1, Bits 12–14 = \$0
- VCO Multiplication value = 20, Bits 0–11 = \$013
- Crystal less than 200 kHz, Bit 15 = 0
- Disable XTAL drive output, Bit 16 = 0
- PLL runs during STOP, Bit 17 = 1
- Enable PLL operation, Bit 18 = 1
- Disable core clock output, Bit 19 = 1

The value loaded into the PCTL register is \$0E0013.

Address Attribute Pin 1 (AA1) connects to PEROM pin  $\overline{\text{CE}}$  to enable the external 32K PEROM bank for program space accesses between \$D00000 and \$D07FFF. Configure the memory address space requirements for Address Attribute Pin 1 using the Address Attribute Register 1 (AAR1). The AAR1 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA1 pin high when selected, Bit 2 = 0.
- Activate the AA1 pin during external program space accesses, Bit 3 = 1.
- Activate the AA1 pin during external X data space accesses, Bit 4 = 0.
- Activate the AA1 pin during external Y data space accesses, Bit 5 = 0.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 0.
- Specify the number of address bits to compare, Bits 8–11 = \$9.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$D00.

The value loaded into the AAR1 is \$D00909.

The value loaded into AAR0, AAR2 and AAR3 is \$00000.

Select the proper number of wait states for the memory configuration using the Bus Control Register (BCR). The BCR value combines the following bits for each feature:

- Address attribute area 0 wait states, Bits 0-4 = \$0.
- Address attribute area 1 wait states, Bits 5-9 = \$14.
- Address attribute area 2 wait states, Bits 10-12 = \$0.
- Address attribute area 3 wait states, Bits 13-15 = \$0.
- Default address area wait states, Bits 16-20 = \$0.
- Bus state status, Bit 21 = 0.
- Enable Bus Lock Hold, Bit 22 = 0.
- Enable Bus Request Hold, Bit 23 = 0.

The value loaded into the BCR is \$000280.

Configure the operating mode and external memory controls using the Operating Mode Register (OMR). The OMR value combines the following bits for each feature:


- MA–MD bits specify the DSP operating mode, Bits 0–3 = \$0.
- External Bus Disable bit disables the external bus controller for power conservation when external memory is not used, Bit 4 = \$0.
- Memory Switch Mode bit, reconfigures internal memory spaces, Bit 7 = \$0.
- Transfer Acknowledge Synchronize Select bit selects the synchronization method for the Transfer Acknowledge, TA, pin, Bit 11 = \$0.
- Bus Release Timing bit selects between a fast and slow bus release of the  $\overline{BB}$  pin, Bit 12 = \$0.
- Address Attribute Priority Disable bit allows the Address Attribute pins, AA0–AA3, to be used in any combination, Bit 14 = \$1.
- All other OMR bits are selected for their defaults of \$0.

The value loaded into the OMR is \$004000.

Configure the memory mode of the DSP using the Status Register (SR). The SR value combines the following bits for each feature:

- Sixteen-Bit Compatibility Mode enables full compatibility to object code written for the DSP56000 Family of DSPs, SR Bit 13 = \$0.
- Instruction Cache Enable bit enables the instruction cache controller and changes the last 1K of internal program memory into cache memory, SR Bit 19 = \$1.
- All other Status Register bits are selected for their defaults of \$0.

The value loaded into the SR is \$080000, which is the value loaded during reset.



**Figure 4-5. 32K × 8-Bit BOOT PEROM Schematic**

**Example 4-1. 32K x 8-bit BOOT PEROM Checksum Verify Program**

Motorola DSP56300 Assembler Version 6.0.1.6 97-02-23 09:09:05 perom1.asm

```

1          page      132,60,3,3,
2          ;
3          ; perom1.asm - Simple program to calculate the 8-Bit Checksum for
4          ; a 32K x 8-Bit block of PEROM memory using a DSP56303.
5          ; Contains: Initialization routine,
6          ; Routine to calculate 8-Bit checksum,
7          ; Routine to read checksum sector,
8          ; Routine to write checksum sector.
9          ;
10         ; The program runs in Internal P:RAM to calculate the checksum on
11         ; External P:PEROM from $D00000 - $D07FFF @ 20w/s
12         ;
13
14         D00000 MemStart      equ      $D00000
15         D08000 MemEnd       equ      $D08000
16         008000 MemSize      equ      MemEnd-MemStart          ; Last Word is stored Checksum value
17
18         SectorStart
19         D07FC0              equ      $D07FC0                  ; Start of Checksum Sector
20         000040 SectorSize   equ      64                      ; Size of Checksum Sector
21
22         ;--- Program Specific Storage Locations (X DATA SPACE)
23         NEW_CHECKSUM
24         000000              equ      $000000                  ; Computed Checksum Value
25         OLD_CHECKSUM
26         000001              equ      $000001                  ; Old Checksum from PEROM
27
28         000002 DataBuffer    equ      $000002                  ; Start of Last Sector Storage Buffer
29
30         ;--- DSP56303 Control Registers (X I/O SPACE)
31         FFFFFB BCR           equ      $FFFFFB                  ; Bus Control Register
32         FFFFFD PCTL          equ      $FFFFFD                  ; PLL Control Register
33         FFFFF8 AAR1          equ      $FFFFF8                  ; Address Attribute Register 1
34
35         ;--- PCTL value = 0x0E0013
36         000000 prediv        equ      0                      ; Pre-Divider = 1
37         000000 lowdiv        equ      0                      ; Low Power Divider = 1
38         000013 pllmul        equ      19                      ; VCO Mult = 20; (19+1)*4.00MHz=80.00MHz
39         000000 crystal       equ      0                      ; No, Crystal not less than 200kHz
40         000000 disXTAL       equ      0                      ; No, do not disable crystal use
41         020000 pllstop       equ      $020000                 ; Yes, PLL runs during STOP
42         040000 enpll         equ      $040000                 ; Yes, enable PLL operation
43         080000 disclk        equ      $080000                 ; Yes, disable CORE clock output
44         0E0013 PCTL_value    equ      prediv+lowdiv+pllmul+crystal+disXTAL+pllstop+enpll+disclk
45
46         ;--- AAR1 value = 0xD00909
47         000001 acctypel      equ      1                      ; External Memory access type = 0x1
48         000000 aahigh1       equ      0                      ; Enable AAL pin to be low when selected
49         000008 aapl          equ      $8                      ; Yes, Enable AAL pin on ext 'P' accesses
50         000000 aax1          equ      0                      ; No, Enable AAL pin on ext 'X' accesses
51         000000 aay1          equ      0                      ; No, Enable AAL pin on ext 'Y' accesses
52         000000 aswap1        equ      0                      ; No, Enable address bus swap
53         000000 enpack1       equ      0                      ; No, Enable packing/unpacking logic
54         000900 nadd1         equ      $000900                 ; Compare 9 address bits
55         D00000 msadd1        equ      $D00000                 ; Most significant portion of address,
56         ; $D00000 - D07fff, to compare.
57         ; (1101,0000,0xxx,xxxx,xxxx,xxxx)
58         D00909 AAR1_value    equ      acctypel+aahigh1+aapl+aax1+aay1+aswap1+enpack1+nadd1+msadd1
59
60
61         ;--- BCR value = 0x000280
62         000000 aaa0ws        equ      0                      ; Address Attribute Area 0 w/s = 0
63         000280 aaalws        equ      $280                    ; Address Attribute Area 1 w/s = 20
64         000000 aaa2ws        equ      0                      ; Address Attribute Area 2 w/s = 0
65         000000 aaa3ws        equ      0                      ; Address Attribute Area 3 w/s = 0
66         000000 defws         equ      0                      ; Default Address Area w/s = 0
67         000000 busss         equ      0                      ; Bus state status = 0
68         000000 enblh         equ      0                      ; Enable Bus Lock Hold = 0
69         000000 enbrh         equ      0                      ; Enable Bus Request Hold = 0
70         000280 BCR_value     equ      aaa0ws+aaalws+aaa2ws+aaa3ws+defws+busss+enblh+enbrh
71
72         ;-----
73         ; Header for DSP56303 BOOT Code
74         ;-----
75         P:0000FE org         p:$100-2

```

```

76
77 P:0000FE      dc      pgm_end-perom1      ; Number of words in program
78 P:0000FF      dc      perom1              ; Starting address for program
79
80
81      ;-----
82 P:000100      org      p:$100              ;Keep the program in internal RAM
83
84      perom1
85 P:000100      0D1080      bsr      init      ; Initialize DSP
86                000011
87 P:000102      0D1080      bsr      calc_checksum ; Calculate Checksum of PEROM
88                000018
89 P:000104      548100      move     x:OLD_CHECKSUM,a1 ; Get PEROM's Old Checksum value
90 P:000105      558000      move     x:NEW_CHECKSUM,b1 ; Get Calculated Checksum value
91 P:000106      20000D      cmp      a,b        ; Old Checksum = New Checksum?
92 P:000107      0D104A      beq      _done      ; Yes, we are done
93                000009
94 P:000109      0D1080      bsr      save_sector ; Save contents of PEROM's Checksum Sector
95                000028
96 P:00010B      448000      move     x:NEW_CHECKSUM,x0 ; Get Calculated Checksum value
97 P:00010C      447000      move     x0,x:DataBuffer+SectorSize-1; Update Checksum location in buffer
98                000041
99 P:00010E      0D1080      bsr      write_sector ; Write saved PEROM Checksum sector Data
100                000033
101 P:000110      050C00      bra      *          ; with New Checksum value to PEROM
102                _done
103                ; DONE, Do a dynamic HALT
104
105      ;-----
106      ; Initialization Section
107      ;-----
108      init
109 P:000111      08F4BD      movep     #PCTL_value,x:PCTL ; Set PLL Control Register
110                0E0013
111 P:000113      05F439      movec     #$080000,SR      ; Enable 1K Cache
112                080000
113 P:000115      08F4BB      movep     #BCR_value,x:BCR ; Set external wait states
114                000280
115 P:000117      08F4B8      movep     #AAR1_value,x:AAR1 ; Set Address Attribute Reg1
116                D00909
117 P:000119      00000C      rts
118
119      ;-----
120      ; Routine to Calculate 8-Bit Checksum
121      ;-----
122      calc_checksum
123 P:00011A      05F420      move     #-1,m0          ; Set LINEAR addressing mode
124                FFFFFFFF
125 P:00011C      60F400      move     #MemStart,r0      ; Set Starting Address of PEROM
126                D00000
127 P:00011E      70F400      move     #MemSize-1,n0      ; Set to Size of Flash - Checksum
128                007FFF
129 P:000120      200013      clr      a
130 P:000121      20001B      clr      b
131 P:000122      540000      move     a1,x:NEW_CHECKSUM ; Initialize computed checksum -> $000000
132 P:000123      540100      move     a1,x:OLD_CHECKSUM ; Initialize read checksum -> $000000
133                ; Compute the 8-Bit Checksum
134 P:000124      44F400      move     #>$FF,x0          ; Set lower Byte Mask
135                0000FF
136 P:000126      06D810      dor      n0,_ploop
137                000004
138 P:000128      07D88C      move     p:(r0)+,a1        ; Get the PEROM location Value
139 P:000129      200046      and      x0,a            ; Mask for lower byte
140 P:00012A      200018      add      a,b              ; Compute checksum
141                _ploop
142 P:00012B      07E08C      move     p:(r0),a1        ; Get PEROM's Old Checksum value
143 P:00012C      20004E      and      x0,b            ; Limit calculated Checksum to lower byte
144 P:00012D      200046      and      x0,a            ; Limit Old Checksum to lower byte
145 P:00012E      550000      move     b1,x:NEW_CHECKSUM ; Save the Computed Checksum value

```

### +3.3 V PEROM Memory

```
141 P:00012F 540100 move a1,x:OLD_CHECKSUM ; Save the Old Checksum value
142
143 P:000130 00000C rts
144
145 ;-----
146 ; Routine to Read the current contents of the PEROM
147 ; where the Checksum is stored
148 ;-----
149 save_sector
150 P:000131 310200 move #DataBuffer,r1 ; Point to start of data storage buffer
151 P:000132 05F421 move #-1,m1 ; Set modulo to linear
152 FFFFFFFF
153 P:000134 60F400 move #SectorStart,r0 ; Point to Start of Sector in PEROM
154 D07FC0
155 P:000136 384000 move #SectorSize,n0 ; Get size of Sector
156 P:000137 05F420 move #-1,m0 ; Set modulo to linear
157 FFFFFFFF
158
159 P:000139 44F400 move #>$FF,x0 ; Lower Byte Mask
160 0000FF
161
162 P:00013B 06D810 dor n0,_read_loop
163 000004
164 P:00013D 07D88C move p:(r0)+,a1 ; Read a word from the PEROM sector
165 P:00013E 200046 and x0,a ; Mask data to lower byte, ie $0000xx
166 P:00013F 545900 move a1,x:(r1)+ ; Save off a word in storage buffer
167 _read_loop
168
169 P:000140 00000C rts
170
171 ;-----
172 ; Routine to Place PEROM into ERASE/WRITE MODE and send it the sector of Data
173 ;-----
174 write_sector
175 P:000141 310200 move #DataBuffer,r1 ; Point to start of data storage buffer
176 P:000142 05F421 move #-1,m1 ; Set modulo to linear
177 FFFFFFFF
178
179 P:000144 60F400 move #SectorStart,r0 ; Point to Start of Sector in PEROM
180 D07FC0
181 P:000146 384000 move #SectorSize,n0 ; Get size of sector
182 P:000147 05F420 move #-1,m0 ; Set modulo to linear
183 FFFFFFFF
184
185 ;-- Place PEROM into ERASE/WRITE MODE
186 P:000149 44F400 move #>$AA,x0
187 0000AA
188 P:00014B 077084 move x0,p:MemStart+$5555 ; Unlock PEROM Cycle #1
189 D05555
190
191 P:00014D 44F400 move #>$55,x0
192 000055
193 P:00014F 077084 move x0,p:MemStart+$2AAA ; Unlock PEROM Cycle #2
194 D02AAA
195
196 P:000151 44F400 move #>$A0,x0
197 0000A0
198 P:000153 077084 move x0,p:MemStart+$5555 ; Send PEROM Write Command
199 D05555
200 ; -- PEROM Writes are now enabled
201 ;-- Send a Sector of data to the PEROM
202 P:000155 06D810 dor n0,_write_loop
203 000004
204 P:000157 54D900 move x:(r1)+,a1 ; Read a byte from the storage buffer
205 P:000158 07588C move a1,p:(r0)+ ; Write the byte to PEROM
206 P:000159 000000 nop
207 _write_loop
208 ; -- Now in PEROM's Data Protect State
209 ;-- Wait till ERASE/WRITE Cycle is complete
210 P:00015A 205000 move (r0)- ; Point to last PEROM's location
211 P:00015B 44F400 move #>$FF,x0 ; Lower Byte Mask
212 0000FF
213
214 _write_wait
215 P:00015D 07E08D move p:(r0),b1 ; Get current value at PEROM location
216 P:00015E 20004E and x0,b ; Mask for lower byte
217 P:00015F 20000D cmp a,b ; Last value written = value in PEROM?
218 P:000160 0527DD bne _write_wait ; No, wait until it is
219 ; Yes
220 P:000161 00000C rts
```



```
206
207      ;-----
208      pgm_end
209
210      end      perom1

0      Errors
0      Warnings
```


## 4.2 512K × 8-Bit Boot/Overlay PEROM Example

This section describes a 512K × 8-bit bootstrap, with X data space program overlay PEROM implementation using the Atmel AT29LV040A device. See **Figure 4-6** for the boot memory map layout, **Figure 4-7** for the overlay memory map layout, **Figure 4-8** for the block diagram, and **Figure 4-11** for the schematic. By using a PEROM in this configuration, a program placed in the PEROM can be loaded into the DSP at boot time, and then executed. The program can then load additional programs or data from the PEROM into the DSP using overlay techniques. The boot or overlay program can then save an updated version of the program or data back into the PEROM for later use.


For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. For a 200 nS PEROM, sixteen wait states are required. However, during the DSP boot sequence, the DSP generates thirty-one wait states to accommodate slow memories. At boot time the core for this example runs at 4.0 MHz, allowing a 7.7 mS access time device to be used. This 3.3 V device is organized as 512K × 8-bits with a 200 nS access time. One memory device is used to achieve the 8-bit wide BOOT bus.

During reset with Mode 1 selected, the DSP boot code configures Address Attribute Line 1 for program accesses in the address range from \$D00000 to \$DFFFFFF, as shown in **Figure 4-6**. The boot code then reads bytes from PEROM, packs them into 24-bit words, and stores them into program RAM. The first word, three packed bytes, read from the PEROM indicates the number of words to load. The second word from the PEROM contains the load address for the packed data. This is also the address to which control is transferred after the program load is completed.


Under user program control, the Address Attribute Line 1 can then be configured for X data space accesses in the address range from \$100000 to \$17FFFF, as shown in **Figure 4-7**. Address Attribute Line 0 can then be configured to select the upper half of the 512K PEROM by enabling PEROM A18 to be high when X:\$14FFFF to X:\$17FFFF is selected.



**Figure 4-6.** 512K × 8-Bit BOOT PEROM Memory Map



**Figure 4-7.** 512K x 8-bit Overlay PEROM Memory Map



**Figure 4-8.** 512K x 8-Bit Boot/Overlay PEROM Block Diagram

## 4.2.1 PEROM Timing Requirements


For the PEROM device to work properly, its timing requirements must be met. Following are the timing requirements for the AT29LV040A-20 512K x 8-bit 200 nS Flash.

### 4.2.1.1 AT29LV040A-20 Read Cycle Timing

**Table 4-3** shows the memory read timing specification values used in the memory read cycle timing diagram, **Figure 4-9**.

**Table 4-3.** AT29LV040A-20 Memory Read Timing Specifications

Read Cycle Parameter	Symbol	Min	Max
Address to Output Delay	$t_{ACC}$	—	200 nS
Chip Enable to Output Delay	$t_{CE}$	—	200 nS
Output Enable to Output Delay	$t_{OE}$	0 nS	100 nS
Output Hold Time from Address, $\overline{CE}$ or $\overline{OE}$ . Whichever occurs first.	$t_{OH}$	0 nS	—

**Figure 4-9.** AT29LV040A Memory Read Cycle Timing Diagram

#### 4.2.1.2 AT29LV040A-20 Write Cycle Timing


**Table 4-4** shows the memory write timing specification values used in the memory write cycle timing diagram, **Figure 4-10**.

**Table 4-4.** AT29LV049A-20 Memory Write Timing Specifications

Write Cycle Parameter	Symbol	Min	Max
Write Cycle Time (for Programming)	$t_{WC}$	—	20 mS
Address Setup Time	$t_{AS}$	10 nS	—
$\overline{CE}$ Setup Time	$t_{CS}$	0 nS	—
Write Pulse Width	$t_{WP}$	200 nS	—

**Table 4-4.** AT29LV049A-20 Memory Write Timing Specifications (Continued)

Write Cycle Parameter	Symbol	Min	Max
Data Setup Time	$t_{DS}$	100 nS	—
Data Hold Time	$t_{DH}$	10 nS	—

**Figure 4-10.** AT29LV040A Memory Write Cycle Timing Diagram.

Non-volatile memory locations in the PEROM cannot be individually programmed. However, a sector consisting of 256 locations can be programmed. The AT29LV040 device is organized as 2048 sectors of 256 bytes each, and to erase a memory location the sector it resides in must be erased.

Writing to a PEROM memory location requires writing a complete sector, or 256 bytes of data, to the PEROM in the following sequence:

1. Write \$0000AA to location \$5555 relative to the PEROM
2. Write \$000055 to location \$2AAA relative to the PEROM
3. Write \$0000A0 to location \$5555 relative to the PEROM
4. Write 256 bytes of 8-bit data to sector in the PEROM
5. Read last sector address until data read = data written.

**Note:** Only the last eight bits of a 24-bit word are significant.

#### 4.2.2 DSP56303 Port A Timing Requirements and Register Settings

For optimal use of the 512K × 8-bit Boot/Overlay PEROM memory configuration, set up the following DSP control registers.

Set the core speed of the DSP for optimum processor and memory performance using the DSP PLL and Clock Generation (PCTL) register. For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. The PCTL register value combines the following bits for each feature:

- Desired Core Frequency = 80 MHz
- Given the External Frequency = 4.000 MHz
- Predivider value = 1, Bits 20–23 = \$0
- Low-power Divider value = 1, Bits 12–14 = \$0
- VCO Multiplication value = 20, Bits 0–11 = \$013
- Crystal less than 200 kHz, Bit 15 = 0
- Disable XTAL drive output, Bit 16 = 0
- PLL runs during STOP, Bit 17 = 1
- Enable PLL operation, Bit 18 = 1
- Disable core clock output, Bit 19 = 1

The value loaded into the PCTL register is \$0E0013.

Address Attribute Pin 1 (AA1) enables, via PEROM  $\overline{CE}$ , external 512K PEROM bank accesses in the address range from \$100000 to \$17FFFF during X data space requests. Configure the memory address space requirements for AA1 using the Address Attribute Register 1 (AAR1). The AAR1 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 0.
- Activate the AA pin during external program space accesses, Bit 3 = 0.
- Activate the AA pin during external X data space accesses, Bit 4 = 1.
- Activate the AA pin during external Y data space accesses, Bit 5 = 0.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 1.
- Specify the number of address bits to compare, Bits 8–11 = \$5.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$100.

The value loaded into the AAR1 is \$100591.

Address Attribute Pin 0 (AA0) selects, via PEROM A18, the upper addresses of the external 512K PEROM memory bank accesses in the address range from \$140000 to \$17FFFF during Program space requests. Configure the memory address space requirements for AA0 using the Address Attribute Register 0 (AAR0). The AAR0 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 1.
- Activate the AA pin during external program space accesses, Bit 3 = 0.
- Activate the AA pin during external X data space accesses, Bit 4 = 1.
- Activate the AA pin during external Y data space accesses, Bit 5 = 0.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 1.
- Specify the number of address bits to compare, Bits 8–11 = \$6.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$140.

The value loaded into the AAR0 is \$140695.

The value loaded into AAR2 and AAR3 is \$000000.

Select the proper number of wait states for the memory configuration using the Bus Control Register (BCR). The BCR value combines the following bits for each feature:

- Address attribute area 0 wait states, Bits 0–4 = \$10.
- Address attribute area 1 wait states, Bits 5–9 = \$10.
- Address attribute area 2 wait states, Bits 10–12 = \$0.
- Address attribute area 3 wait states, Bits 13–15 = \$0.
- Default address area wait states, Bits 16–20 = \$0.
- Bus state status, Bit 21 = 0.
- Enable Bus Lock Hold, Bit 22 = 0.
- Enable Bus Request Hold, Bit 23 = 0.

The value loaded into the BCR is \$000210.

Configure the operating mode and external memory controls using the Operating Mode Register (OMR). The OMR value combines the following bits for each feature:

- MA–MD bits specify the DSP operating mode, Bits 0–3 = \$0.
- External Bus Disable bit disables the external bus controller for power conservation when external memory is not used, Bit 4 = \$0.
- Memory Switch Mode bit reconfigures internal memory spaces, Bit 7 = \$0.
- Transfer Acknowledge Synchronize Select bit selects the synchronization method for the Transfer Acknowledge, TA, pin, Bit 11 = \$0.
- Bus Release Timing bit selects between a fast and slow bus release of the  $\overline{BB}$  pin, Bit 12 = \$0.
- Address Attribute Priority Disable bit allows the Address Attribute pins, AA0-AA3, to be used in any combination, Bit 14 = \$1.
- All other OMR bits are selected for their defaults of \$0.

The value loaded into the OMR is \$004000.

Configure the memory mode of the DSP using the Status Register (SR). The SR value combines the following bits for each feature:

- Sixteen-Bit Compatibility Mode enables full compatibility to object code written for the DSP56000 Family of DSPs, Bit 13 = \$0.
- Instruction Cache Enable bit enables the instruction cache controller and changes the last 1K of internal program memory into cache memory, Bit 19 = \$1.
- All other Status Register bits are selected for their defaults of \$0.

The value loaded into the SR is \$080000, which is the value loaded during reset.






Figure 4-11. 512K x 8-Bit BOOT/Overlay PEROM Schematic

**Example 4-2. 512K x 8-bit BOOT/Overlay Checksum Verify Program**

Motorola DSP56300 Assembler Version 6.0.1.6 97-02-23 09:07:50 perom2.asm

```

1      page      132,60,3,3,
2      ;
3      ; perom2.asm - Simple program to calculate the 8-Bit Checksum for
4      ; a 512K x 8-Bit block of PEROM memory using a DSP56303.
5      ; Contains: Initialization routine,
6      ; Routine to calculate 8-Bit checksum,
7      ; Routine to read checksum sector,
8      ; Routine to write checksum sector.
9      ;
10     ; The program runs in Internal P:RAM to calculate the checksum on
11     ; External X:PEROM from $100000 - $17FFFF @ 16w/s
12     ;
13
14     100000 MemStart      equ      $100000
15     180000 MemEnd       equ      $180000
16     080000 MemSize      equ      MemEnd-MemStart      ; Last Word is stored Checksum value
17
18     000100 SectorSize   equ      256                  ; Size of Checksum Sector
19     SectorStart
20     17FF00              equ      MemEnd-SectorSize     ; Start of Checksum Sector
21
22     ;--- Program Specific Storage Locations (X DATA SPACE)
23     NEW_CHECKSUM
24     000000              equ      $000000              ; Computed Checksum Value
25     OLD_CHECKSUM
26     000001              equ      $000001              ; Old Checksum from PEROM
27
28     000002 DataBuffer   equ      $000002              ; Start of Last Sector Storage Buffer
29                                     ; for 256 locations
30
31     ;--- DSP56303 Control Registers (X I/O SPACE)
32     FFFFFB BCR          equ      $FFFFFB              ; Bus Control Register
33     FFFFFD PCTL         equ      $FFFFFD              ; PLL Control Register
34     FFFFF9 AAR0         equ      $FFFFF9              ; Address Attribute Register 0
35     FFFFF8 AAR1         equ      $FFFFF8              ; Address Attribute Register 1
36
37     ;--- PCTL value = 0x0E0013
38     000000 prediv       equ      0                    ; Pre-Divider = 1
39     000000 lowdiv       equ      0                    ; Low Power Divider = 1
40     000013 pllmul       equ      19                    ; VCO Mult = 20; (19+1)*4.00MHz=80.00MHz
41     000000 crystal      equ      0                    ; No, Crystal not less than 200kHz
42     000000 disXTAL      equ      0                    ; No, do not disable crystal use
43     020000 pllstop      equ      $020000              ; Yes, PLL runs during STOP
44     040000 enpll        equ      $040000              ; Yes, enable PLL operation
45     080000 disclk       equ      $080000              ; Yes, disable CORE clock output
46     0E0013 PCTL_value   equ      prediv+lowdiv+pllmul+crystal+disXTAL+pllstop+enpll+disclk
47
48     ;--- AAR0 value = 0x140695
49     000001 acctype0     equ      1                    ; External Memory access type = 0x1
50     000004 aahigh0      equ      $4                    ; Enable AA0 pin to be high when selected
51     000000 aap0         equ      0                    ; No, Enable AA0 pin on ext 'P' accesses
52     000010 aax0         equ      $10                   ; Yes, Enable AA0 pin on ext 'X' accesses
53     000000 aay0         equ      0                    ; No, Enable AA0 pin on ext 'Y' accesses
54     000000 aswap0       equ      0                    ; No, Enable address bus swap
55     000080 enpack0      equ      $80                   ; Yes, Enable packing/unpacking logic
56     000600 nadd0        equ      $000600              ; Compare 6 address bits
57     140000 msadd0       equ      $140000              ; Most significant portion of address,
58                                     ; $140000 - 17ffff, to compare.
59                                     ; (0001,0lxx,xxxx,xxxx,xxxx,xxxx)
60     140695 AAR0_value   equ      acctype0+aahigh0+aap0+aax0+aay0+aswap0+enpack0+nadd0+msadd0
61
62     ;--- AAR1 value = 0x100591
63     000001 acctype1     equ      1                    ; External Memory access type = 0x1
64     000000 aahigh1      equ      0                    ; Enable AA1 pin to be low when selected
65     000000 aap1         equ      0                    ; No, Enable AA1 pin on ext 'P' accesses
66     000010 aax1         equ      $10                   ; Yes, Enable AA1 pin on ext 'X' accesses
67     000000 aay1         equ      0                    ; No, Enable AA1 pin on ext 'Y' accesses
68     000000 aswap1       equ      0                    ; No, Enable address bus swap
69     000080 enpack1      equ      $80                   ; Yes, Enable packing/unpacking logic
70     000500 nadd1        equ      $000500              ; Compare 5 address bits
71     100000 msadd1       equ      $100000              ; Most significant portion of address,
72                                     ; $100000 - 17ffff, to compare.
73                                     ; (0001,0xxx,xxxx,xxxx,xxxx,xxxx)
74     100591 AAR1_value   equ      acctype1+aahigh1+aap1+aax1+aay1+aswap1+enpack1+nadd1+msadd1

```

```

75
76
77      ;--- BCR value = 0x000210
78      000010 aaa0ws      equ    $10          ; Address Attribute Area 0 w/s = 16
79      000200 aaalws      equ    $200        ; Address Attribute Area 1 w/s = 16
80      000000 aaa2ws      equ    0           ; Address Attribute Area 2 w/s = 0
81      000000 aaa3ws      equ    0           ; Address Attribute Area 3 w/s = 0
82      000000 defws       equ    0           ; Default Address Area w/s = 0
83      000000 busss       equ    0           ; Bus state status = 0
84      000000 enblh       equ    0           ; Enable Bus Lock Hold = 0
85      000000 enbrh       equ    0           ; Enable Bus Request Hold = 0
86      000210 BCR_value    equ    aaa0ws+aaalws+aaa2ws+aaa3ws+defws+busss+enblh+enbrh
87
88      ;-----
89      ;           Header for DSP56303 Boot Code
90      ;-----
91      P:0000FE            org      p:$100-2
92
93      P:0000FE            dc       pgm_end-perom2      ; Number of words in program
94      P:0000FF            dc       perom2              ; Starting address for program
95
96
97      ;-----
98      P:000100            org      p:$100              ;Keep the program in internal RAM
99
100
101      P:000100            perom2
102      0D1080              bsr      init                ; Initialize DSP
103      000011
104
105      P:000102            0D1080              bsr      calc_checksum      ; Calculate Checksum of PEROM
106      00001C
107
108      P:000104            548100              move     x:OLD_CHECKSUM,a1    ; Get PEROM's Old Checksum value
109      P:000105            558000              move     x:NEW_CHECKSUM,b1    ; Get Calculated Checksum value
110      P:000106            20000D              cmp      a,b                  ; Old Checksum = New Checksum?
111      P:000107            0D104A              beq      _done              ; Yes, we are done
112      000009
113
114      P:000109            0D1080              bsr      save_sector        ; No
115      00002C              ; Save contents of PEROM's Checksum Sector
116
117      P:00010B            448000              move     x:NEW_CHECKSUM,x0    ; Get Calculated Checksum value
118      P:00010C            447000              move     x0,x:DataBuffer+SectorSize-1; Update Checksum location in buffer
119      000101
120
121      P:00010E            0D1080              bsr      write_sector       ; Write saved PEROM Checksum sector Data
122      000038              ; with New Checksum value to PEROM
123
124      P:000110            050C00              bra      *                  ; DONE, Do a dynamic HALT
125
126      ;-----
127      ;           Initialization Section
128      ;-----
129      init
130
131      P:000111            08F4BD              movep    #PCTL_value,x:PCTL    ; Set PLL Control Register
132      0E0013
133
134      P:000113            05F43A              movec    #$004000,OMR        ; Disable Address Attribute Priorities
135      004000
136
137      P:000115            05F439              movec    #$080000,SR        ; Enable 1K Cache
138      080000
139
140      P:000117            08F4BB              movep    #BCR_value,x:BCR    ; Set external wait states
141      000210
142
143      P:000119            08F4B9              movep    #AAR0_value,x:AAR0   ; Set Address Attribute Reg0
144      140695
145
146      P:00011B            08F4B8              movep    #AAR1_value,x:AAR1   ; Set Address Attribute Reg1
147      100591
148
149      P:00011D            00000C              rts
150
151      ;-----
152      ;           Routine to Calculate 8-Bit Checksum
153      ;-----
154      calc_checksum
155
156      P:00011E            05F420              move     #-1,m0              ; Set LINEAR addressing mode
157      FFFFFFFF
158
159      P:000120            60F400              move     #MemStart,r0        ; Set Starting Address of PEROM
160      100000
161
162      P:000122            70F400              move     #MemSize-1,n0       ; Set to Size of Flash - Checksum
163      07FFFF
164

```

### +3.3 V PEROM Memory

```
141 P:000124 200013 clr a
142 P:000125 20001B clr b
143 P:000126 540000 move al,x:NEW_CHECKSUM ; Initialize computed checksum -> $000000
144 P:000127 540100 move al,x:OLD_CHECKSUM ; Initialize read checksum -> $000000
145
146 ; Compute the 8-Bit Checksum
147 P:000128 44F400 move #>$FF,x0 ; Set lower Byte Mask
148 0000FF
149
150 P:00012A 06D810 dor n0,_ploop
151 000004
152 P:00012C 54D800 move x:(r0)+,a1 ; Get the PEROM location Value
153 P:00012D 200046 and x0,a ; Mask for lower byte
154 P:00012E 200018 add a,b ; Compute checksum
155 _ploop
156
157 P:00012F 54E000 move x:(r0),a1 ; Get PEROM's Old Checksum value
158 P:000130 20004E and x0,b ; Limit calculated Checksum to lower byte
159 P:000131 200046 and b1,a ; Limit Old Checksum to lower byte
160 P:000132 550000 move bl,x:NEW_CHECKSUM ; Save the Computed Checksum value
161 P:000133 540100 move al,x:OLD_CHECKSUM ; Save the Old Checksum value
162
163 P:000134 00000C rts
164
165 ;-----
166 ; Routine to Read a Sector of Data from the PEROM
167 ; where the Checksum is stored
168 ;-----
169 save_sector
170 P:000135 310200 move #DataBuffer,r1 ; Point to start of data storage buffer
171 P:000136 05F421 move #-1,m1 ; Set modulo to linear
172 FFFFFFFF
173
174 P:000138 60F400 move #SectorStart,r0 ; Point to Start of Sector in PEROM
175 17FF00
176 P:00013A 70F400 move #SectorSize,n0 ; Get size of Sector
177 000100
178 P:00013C 05F420 move #-1,m0 ; Set modulo to linear
179 FFFFFFFF
180
181 P:00013E 44F400 move #>$FF,x0 ; Lower Byte Mask
182 0000FF
183
184 P:000140 06D810 dor n0,_read_loop
185 000004
186 P:000142 54D800 move x:(r0)+,a1 ; Read a word from the PEROM sector
187 P:000143 200046 and x0,a ; Mask data to lower byte, ie $0000xx
188 P:000144 545900 move al,x:(r1)+ ; Save off a word in storage buffer
189 _read_loop
190
191 P:000145 00000C rts
192
193 ;-----
194 ; Routine to Place PEROM into ERASE/WRITE MODE and send it the sector of Data
195 ;-----
196 write_sector
197 P:000146 310200 move #DataBuffer,r1 ; Point to start of data storage buffer
198 P:000147 05F421 move #-1,m1 ; Set modulo to linear
199 FFFFFFFF
200
201 P:000149 60F400 move #SectorStart,r0 ; Point to Start of Sector in PEROM
202 17FF00
203 P:00014B 70F400 move #SectorSize,n0 ; Get size of sector
204 000100
205 P:00014D 05F420 move #-1,m0 ; Set modulo to linear
206 FFFFFFFF
207
208 P:00014F 44F400 move #>$AA,x0 ;-- Place PEROM into ERASE/WRITE MODE
209 0000AA
210 P:000151 447000 move x0,x:MemStart+$5555 ; Unlock PEROM Cycle #1
211 105555
212
213 P:000153 44F400 move #>$55,x0
214 000055
215 P:000155 447000 move x0,x:MemStart+$2AAA ; Unlock PEROM Cycle #2
216 102AAA
217
218 P:000157 44F400 move #>$A0,x0
219 0000A0
220 P:000159 447000 move x0,x:MemStart+$5555 ; Send PEROM Write Command
```

```

205          105555
206          ;-- Send a Sector of data to the PEROM          ; -- PEROM Writes are now enabled
207      P:00015B 06D810      dor      n0,_write_loop
                000004
208      P:00015D 54D900      move     x:(r1)+,a1          ; Read a byte from the storage buffer
209      P:00015E 545800      move     a1,x:(r0)+          ; Write the byte to PEROM
210      P:00015F 000000      nop
211          _write_loop
212          ; -- Now in PEROM's Data Protect State
213          ;-- Wait till ERASE/WRITE Cycle is complete
214      P:000160 205000      move     (r0)-          ; Point to last PEROM's location
215      P:000161 44F400      move     #>$FF,x0          ; Lower Byte Mask
                0000FF
216
217          _write_wait
218      P:000163 55E000      move     x:(r0),b1          ; Get current value at PEROM location
219      P:000164 20004E      and      x0,b              ; Mask for lower byte
220      P:000165 20000D      cmp      a,b              ; Last value written = value in PEROM?
221      P:000166 0527DD      bne      _write_wait        ; No, wait until it is
222          ; Yes
223      P:000167 00000C      rts
224
225          ;-----
226          pgm_end
227
228          end      perom2

0      Errors
0      Warnings


```

## 4.3 32K × 16-Bit X Data and Y Data PEROM Example


This section describes a 32K × 16-bit X data and 32K × 16-bit Y data memory PEROM implementation, using the Atmel AT29LV1024-20. See **Figure 4-12** for the memory map layout and **Figure 4-13** for the block diagram. Sixteen-bit coefficient and data arrays are stored externally in non-volatile storage allowing results from previous operations to be stored before power is removed, and to be recalled on power up.

For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. For a 200 nS FLASH, sixteen wait states are required. This 3.3 V device is organized as 64K × 16-bits with a 200 nS access time. One memory device is used to achieve the 16-bit wide X data and Y data buses. **Figure 4-16** shows the schematic for this example.

Address Attribute Line 1 is configured to select the PEROM device when an X data or Y data space access in the address range from \$100000 to \$107FFF. Address Attribute Line 0 is configured to select the 64K PEROM between 32K of X data space and 32K of Y data space. The address attribute implementation details are discussed below in **Section 4.3.2**, "DSP56303 Port A Timing Requirements and Register Settings," on page 28 and the program listing in **Example 4-3** on page 4-32.



**Figure 4-12.** 32K × 16 X Data and 32K × 16 Y Data Memory Map



**Figure 4-13.** 32K × 16-Bit X Data and 32K × 16 Y Data PEROM Block Diagram

### 4.3.1 PEROM Timing Requirements


For the PEROM device to work properly, its timing requirements must be met. Following are the timing requirements for the AT29LV1024-20 64K × 16-bit 200 nS PEROM.

#### 4.3.1.1 AT29LV1024-20 Read Cycle Timing

**Table 4-5** shows the memory read timing specification values used in the memory read cycle timing diagram, **Figure 4-14**.

**Table 4-5.** AT29LV1024-20 Memory Read Timing Specifications

Read Cycle Parameter	Symbol	Min	Max
Read Cycle Time	$t_{RC}$	200 nS	—
Address to Output Delay	$t_{ACC}$	—	200 nS
Chip Enable to Output Delay	$t_{CE}$	—	200 nS
Output Enable to Output Delay	$t_{OE}$	—	100 nS
Output Hold Time from Address, $\overline{CE}$ or $\overline{OE}$ . Whichever occurs first.	$t_{OH}$	0 nS	—



**Figure 4-14.** AT29LV1024 Memory Read Cycle Timing Diagram.


#### 4.3.1.2 AT29LV1024-20 Write Cycle Timing

**Table 4-6** shows the memory write timing specification values used in the memory write cycle timing diagram, **Figure 4-15**.

**Table 4-6.** AT29LV1024-20 Memory Write Timing Specifications

Write Cycle Parameter	Symbol	Min	Max
Write Cycle Time (during Program)	$t_{WC}$	—	20 mS
Address Setup Time	$t_{AS}$	0 nS	—
$\overline{CE}$ Setup Time	$t_{CS}$	0 nS	—
Write Pulse Width	$t_{WP}$	200 nS	—
Data Setup Time	$t_{DS}$	100 nS	—
Data Hold Time	$t_{DH}$	0 nS	—





**Figure 4-15.** AT29LV1024 Memory Write Cycle Timing Diagram.

Non-volatile memory locations in the PEROM cannot be programmed individually, but must be programmed as a sector of 128 locations. The AT29LV1024 device is organized as 512 sectors of 128 16-bit words. To program a memory location, the entire sector it resides in must be programmed. No separate erase cycle exists; the program cycle erases and programs the entire sector as one operation.

Writing to a PEROM memory location requires writing a complete sector, or 128 words of data, to the PEROM in the following sequence:

1. Write \$AAAA00 to location \$5555 relative to the PEROM.
2. Write \$555500 to location \$2AAA relative to the PEROM.
3. Write \$A0A000 to location \$5555 relative to the PEROM.
4. Write 128 words of 16-bit data to the sector in the PEROM.
5. Read the last address in the sector until data written = data read.

**Note:** Only upper sixteen bits of a 24-bit word are significant.

### 4.3.2 DSP56303 Port A Timing Requirements and Register Settings

For optimal use of the  $32K \times 16$ -bit X data and  $32K \times 16$ -bit Y data space memory configuration, set up the following DSP control registers.

Set the core speed of the DSP for optimum processor and memory performance using the DSP PLL and Clock Generation (PCTL) register. For this example, the DSP core runs at 80 MHz and the input frequency source is a 4.000 MHz crystal. The PCTL value combines the following bits for each feature:

- Desired Core Frequency = 80 MHz
- Given the External Frequency = 4.000 MHz
- Predivider value = 1, Bits 20–23 = \$0
- Low-power Divider value = 1, Bits 12–14 = \$0
- VCO Multiplication value = 20, Bits 0–11 = \$013
- Crystal less than 200 kHz, Bit 15 = 0
- Disable XTAL drive output, Bit 16 = 0
- PLL runs during STOP, Bit 17 = 1
- Enable PLL operation, Bit 18 = 1
- Disable core clock output, Bit 19 = 1

The value loaded into PCTL is \$0E0013.

Address Attribute Pin 1 (AA1) enables, via PEROM  $\overline{CE}$ , external 32K PEROM bank accesses in the address range from \$100000 to \$107FFF during X data and Y data space requests. Configure the memory address space requirements for AA1 using the Address Attribute Register 1 (AAR1). The AAR1 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 0.
- Activate the AA pin during external program space accesses, Bit 3 = 0.
- Activate the AA pin during external X data space accesses, Bit 4 = 1.
- Activate the AA pin during external Y data space accesses, Bit 5 = 1.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, Bit 7 = 0.
- Specify the number of address bits to compare, Bits 8–11 = \$9.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$100.

The value loaded into the AAR1 is \$100931.

Address Attribute Pin 0 (AA0) switches, via PEROM A15, between X data and Y data space 32K PEROM bank accesses in the address range from \$100000 to \$107FFF during X data and Y data space requests. Configure the memory address space requirements for AA0 using Address Attribute Register 0 (AAR0). The AAR0 value combines the following bits for each feature:

- Specify the external memory access type as asynchronous SRAM, Bits 0–1 = \$1.
- Pull the AA pin high when selected, Bit 2 = 1.
- Activate the AA pin during external program space accesses, Bit 3 = 0.
- Activate the AA pin during external X data space accesses, Bit 4 = 1.
- Activate the AA pin during external Y data space accesses, Bit 5 = 0.
- Move the eight least significant bits of the address to the eight most significant bits of the external address bus, Bit 6 = 0.
- Enable the internal packing/unpacking logic during external DMA accesses, AAR0 Bit 7 = 0.
- Specify the number of address bits to compare, Bits 8–11 = \$9.
- Specify the most significant portion of the address to compare, Bits 12–23 = \$100.

The value loaded into the AAR0 is \$100915.

The value loaded into AAR2 and AAR3 is \$00000.

Select the proper number of wait states for the memory configuration using the Bus Control Register (BCR). The BCR value combines the following bits for each feature:

- Address attribute area 0 wait states, Bits 0–4 = \$10.
- Address attribute area 1 wait states, Bits 5–9 = \$10.
- Address attribute area 2 wait states, Bits 10–12 = \$0.
- Address attribute area 3 wait states, Bits 13–15 = \$0.
- Default address area wait states, Bits 16–20 = \$0.
- Bus state status, Bit 21 = 0.
- Enable Bus Lock Hold, Bit 22 = 0.
- Enable Bus Request Hold, Bit 23 = 0.

The value loaded into the BCR is \$000210.

Configure the operating mode and external memory controls using the Operating Mode Register (OMR). The OMR value combines the following bits for each feature:

- MA–MD bits specify DSP operating mode, Bits 0–3 = \$0.
- External Bus Disable bit disables the external bus controller for power conservation when external memory is not used, Bit 4 = \$0.
- Memory Switch Mode bit reconfigures internal memory spaces, Bit 7 = \$0.
- Transfer Acknowledge Synchronize Select bit selects the synchronization method for the Transfer Acknowledge, TA, pin, Bit 11 = \$0.
- Bus Release Timing bit selects between a fast and slow bus release of the  $\overline{BB}$  pin, Bit 12 = \$0.
- Address Attribute Priority Disable bit allows the Address Attribute pins, AA0–AA3, to be used in any combination, Bit 14. = \$1.
- All other OMR bits are selected for their defaults of \$0.

The value loaded into the OMR is \$004000.

Configure the memory mode of the DSP using the Status Register (SR). The SR value combines the following bits for each feature:

- Sixteen-Bit Compatibility Mode enables full compatibility to object code written for the DSP56000 Family of DSPs, Bit 13 = \$0.
- Instruction Cache Enable bit enables the instruction cache controller and changes the last 1K of internal program memory into cache memory, Bit 19 = \$1.
- All other Status Register bits are selected for their defaults of \$0.

The value loaded into the SR is \$080000, which is the value loaded during reset.




Figure 4-16. 32K x 16-Bit X and 32K x 16-Bit Y Data Space PEROM Schematic

**Example 4-3. 32K x 16-bit X and Y Space PEROM Checksum Verify Program**

Motorola DSP56300 Assembler Version 6.0.1.6 97-02-23 09:26:58 perom3.asm

```

1      page      132,60,3,3,
2      ;
3      ; perom3.asm - Simple program to calculate the 16-Bit Checksum for
4      ; two 32K x 16-Bit blocks of PEROM memory using a DSP56303.
5      ; Contains: Initialization routine,
6      ; Routine to calculate 16-Bit checksum,
7      ; Routine to read checksum sector,
8      ; Routine to write checksum sector.
9      ;
10     ; The program runs in Internal P:RAM to calculate the checksum on
11     ; External X:PEROM from $100000 - $107FFF @ 16w/s and
12     ; External Y:PEROM from $100000 - $107FFF @ 16w/s.
13     ;
14
15     100000 MemStart      equ      $100000
16     180000 MemEnd       equ      $180000
17     080000 MemSize      equ      MemEnd-MemStart      ; Last Word is stored Checksum value
18
19     000080 SectorSize   equ      128                  ; Size of Checksum Sector
20     SectorStart
21     17FF80              equ      MemEnd-SectorSize    ; Start of Checksum Sector
22
23     ;--- Program Specific Storage Locations (X DATA SPACE)
24     NEW_X_CHECKSUM
25     000000              equ      $000000              ; X SPACE Computed Checksum Value
26     OLD_X_CHECKSUM
27     000001              equ      $000001              ; X SPACE Old Checksum from PEROM
28     NEW_Y_CHECKSUM
29     000002              equ      $000002              ; Y SPACE Computed Checksum Value
30     OLD_Y_CHECKSUM
31     000003              equ      $000003              ; Y SPACE Old Checksum from PEROM
32
33     000004 DataBuffer   equ      $000004              ; Start of Last Sector Storage Buffer
34                                     ; for 128 locations
35
36     ;--- DSP56303 Control Registers (X I/O SPACE)
37     FFFFFB BCR          equ      $FFFFFB              ; Bus Control Register
38     FFFFFD PCTL         equ      $FFFFFD              ; PLL Control Register
39     FFFFF9 AAR0         equ      $FFFFF9              ; Address Attribute Register 0
40     FFFFF8 AAR1         equ      $FFFFF8              ; Address Attribute Register 1
41
42     ;--- PCTL value = 0x0E0013
43     000000 prediv       equ      0                    ; Pre-Divider = 1
44     000000 lowdiv       equ      0                    ; Low Power Divider = 1
45     000013 pllmul       equ      19                   ; VCO Mult = 20; (19+1)*4.00MHz=80.00MHz
46     000000 crystal     equ      0                    ; No, Crystal not less than 200kHz
47     000000 disXTAL     equ      0                    ; No, do not disable crystal use
48     020000 pllstop     equ      $020000              ; Yes, PLL runs during STOP
49     040000 enpll       equ      $040000              ; Yes, enable PLL operation
50     080000 disclk      equ      $080000              ; Yes, disable CORE clock output
51     0E0013 PCTL_value   equ      prediv+lowdiv+pllmul+crystal+disXTAL+pllstop+enpll+disclk
52
53     ;--- AAR0 value = 0x100915
54     000001 acctype0     equ      1                    ; External Memory access type = 0x1
55     000004 aahigh0      equ      $4                   ; Enable AA0 pin to be high when selected
56     000000 aap0         equ      0                    ; No, Enable AA0 pin on ext 'P' accesses
57     000010 aax0         equ      $10                  ; Yes, Enable AA0 pin on ext 'X' accesses
58     000000 aay0         equ      0                    ; No, Enable AA0 pin on ext 'Y' accesses
59     000000 aswap0       equ      0                    ; No, Enable address bus swap
60     000000 enpack0      equ      0                    ; No, Enable packing/unpacking logic
61     000900 nadd0        equ      $000900              ; Compare 9 address bits
62     100000 msadd0       equ      $100000              ; Most significant portion of address,
63                                     ; $100000 - 107fff, to compare.
64                                     ; (0001,0000,0xxx,xxxx,xxxx,xxxx)
65     100915 AAR0_value   equ      acctype0+aahigh0+aap0+aax0+aay0+aswap0+enpack0+nadd0+msadd0
66
67     ;--- AAR1 value = 0x100931
68     000001 acctype1     equ      1                    ; External Memory access type = 0x1
69     000000 aahigh1      equ      0                    ; Enable AA1 pin to be low when selected
70     000000 aap1         equ      0                    ; No, Enable AA1 pin on ext 'P' accesses
71     000010 aax1         equ      $10                  ; Yes, Enable AA1 pin on ext 'X' accesses
72     000020 aay1         equ      $20                  ; Yes, Enable AA1 pin on ext 'Y' accesses
73     000000 aswap1       equ      0                    ; No, Enable address bus swap

```

```

74      000000  enpack1      equ      0          ; No, Enable packing/unpacking logic
75      000900  nadd1       equ      $000900      ; Compare 9 address bits
76      100000  msadd1      equ      $100000      ; Most significant portion of address,
77                                     ; $100000 - 107fff, to compare.
78                                     ; (0001,0000,0xxx,xxxx,xxxx,xxxx)
79      100931  AAR1_value   equ      acctype1+aahigh1+aapl+aaax1+aaay1+aswap1+enpack1+nadd1+msadd1
80
81
82      ;--- BCR value = 0x000210
83      000010  aaa0ws      equ      $10          ; Address Attribute Area 0 w/s = 16
84      000200  aaalws      equ      $200        ; Address Attribute Area 1 w/s = 16
85      000000  aaa2ws      equ      0          ; Address Attribute Area 2 w/s = 0
86      000000  aaa3ws      equ      0          ; Address Attribute Area 3 w/s = 0
87      000000  defws       equ      0          ; Default Address Area w/s = 0
88      000000  busss       equ      0          ; Bus state status = 0
89      000000  enblh       equ      0          ; Enable Bus Lock Hold = 0
90      000000  enbrh       equ      0          ; Enable Bus Request Hold = 0
91      000210  BCR_value    equ      aaa0ws+aaalws+aaa2ws+aaa3ws+defws+busss+enblh+enbrh
92
93      ;-----
94      P:000100          org      p:$100          ; Keep the program in internal RAM
95
96      perom3
97      P:000100  0D1080      bsr      init          ; Initialize DSP
98                                     00001F
99      P:000102  0D1080      bsr      calc_x_checksum ; Calculate Checksum of X:PEROM
100                                     00002A
101      P:000104  548100      move     x:OLD_X_CHECKSUM,a1 ; Get X:PEROM's Old Checksum value
102      P:000105  558000      move     x:NEW_X_CHECKSUM,b1 ; Get Calculated Checksum value
103      P:000106  20000D      cmp      a,b          ; Old Checksum = New Checksum?
104      P:000107  0D104A      beq      _do_y_perom    ; Yes, we are done
105                                     000009
106      P:000109  0D1080      bsr      save_x_sector ; Save contents of X:PEROM's Checksum Sector
107                                     00003A
108      P:00010B  448000      move     x:NEW_X_CHECKSUM,x0 ; Get Calculated Checksum value
109      P:00010C  447000      move     x0,x:DataBuffer+SectorSize-1 ; Update Checksum location in buffer
110                                     000083
111      P:00010E  0D1080      bsr      write_x_sector ; Write saved X:PEROM Checksum sector Data
112                                     000045
113                                     ; with New Checksum value to X:PEROM
114      ;-----
115      _do_y_perom
116      P:000110  0D1080      bsr      calc_y_checksum ; Calculate Checksum of Y:PEROM
117                                     000064
118      P:000112  548300      move     x:OLD_Y_CHECKSUM,a1 ; Get Y:PEROM's Old Checksum value
119      P:000113  558200      move     x:NEW_Y_CHECKSUM,b1 ; Get Calculated Checksum value
120      P:000114  20000D      cmp      a,b          ; Old Checksum = New Checksum?
121      P:000115  0D104A      beq      _done          ; Yes, we are done
122                                     000009
123                                     ; No
124      P:000117  0D1080      bsr      save_y_sector ; Save contents of Y:PEROM's Checksum Sector
125                                     000074
126      P:000119  448200      move     x:NEW_Y_CHECKSUM,x0 ; Get Calculated Checksum value
127      P:00011A  447000      move     x0,x:DataBuffer+SectorSize-1 ; Update Checksum location in buffer
128                                     000083
129      P:00011C  0D1080      bsr      write_y_sector ; Write saved Y:PEROM Checksum sector Data
130                                     00007F
131                                     ; with New Checksum value to Y:PEROM
132      _done
133      P:00011E  050C00      bra      *          ; DONE, Do a dynamic HALT
134
135      ;-----
136      ; Initialization Section
137      ;-----
138      init
139      P:00011F  08F4BD      movep     #PCTL_value,x:PCTL ; Set PLL Control Register
140                                     0E0013
141      P:000121  05F43A      movec     #$004000,OMR ; Disable Address Attribute Priorities
142                                     004000
143      P:000123  05F439      movec     #$080000,SR ; Enable 1K Cache
144                                     080000
145      P:000125  08F4BB      movep     #BCR_value,x:BCR ; Set external wait states
146                                     000210

```

### +3.3 V PEROM Memory

```
140 P:000127 08F4B9      movep   #AAR0_value,x:AAR0      ; Set Address Attribute Reg0
141 P:000129 08F4B8      movep   #AAR1_value,x:AAR1      ; Set Address Attribute Reg1
142 P:00012B 00000C      rts
143
144
145 ;-----
146 ; Routine to Calculate 16-Bit Checksum in X:PEROM
147 ;-----
148 calc_x_checksum
149 P:00012C 05F420      move     #-1,m0                ; Set LINEAR addressing mode
150 P:00012E 60F400      move     #MemStart,r0            ; Set Starting Address of PEROM
151 P:000130 70F400      move     #MemSize-1,n0           ; Set to Size of Flash - Checksum
152 P:000132 200013      clr      a
153 P:000133 20001B      clr      b
154 P:000134 540000      move     a1,x:NEW_X_CHECKSUM      ; Initialize computed checksum -> $000000
155 P:000135 540100      move     a1,x:OLD_X_CHECKSUM      ; Initialize read checksum -> $000000
156
157 ; Compute the 16-Bit Checksum
158 P:000136 44F400      move     #$FFFF00,x0            ; Set 16-Bit Mask
159 P:000138 06D810      dor      n0,_ploop
160 P:00013A 54D800      move     x:(r0)+,a1              ; Get the PEROM location Value
161 P:00013B 200046      and      x0,a                  ; Mask for lower byte
162 P:00013C 200018      add      a,b                    ; Compute checksum
163 P:00013D 54E000      move     x:(r0),a1              ; Get PEROM's Old Checksum value
164 P:00013E 20004E      and      x0,b                  ; Limit calculated Checksum
165 P:00013F 200046      and      x0,a                  ; Limit Old Checksum value
166 P:000140 550000      move     b1,x:NEW_X_CHECKSUM      ; Save the Computed Checksum value
167 P:000141 540100      move     a1,x:OLD_X_CHECKSUM      ; Save the Old Checksum value
168
169 P:000142 00000C      rts
170
171 ;-----
172 ; Routine to Read a Sector of Data from the X:PEROM
173 ; where the Checksum is stored
174 ;-----
175 save_x_sector
176 P:000143 310400      move     #DataBuffer,r1          ; Point to start of data storage buffer
177 P:000144 05F421      move     #-1,m1                ; Set modulo to linear
178 P:000146 60F400      move     #SectorStart,r0         ; Point to Start of Sector in PEROM
179 P:000148 388000      move     #SectorSize,n0          ; Get size of Sector
180 P:000149 05F420      move     #-1,m0                ; Set modulo to linear
181 P:00014B 44F400      move     #$FFFF00,x0            ; Set 16-Bit Mask
182 P:00014D 06D810      dor      n0,_read_loop
183 P:00014F 54D800      move     x:(r0)+,a1              ; Read a word from the PEROM sector
184 P:000150 200046      and      x0,a                  ; Mask data, ie $xxxx00
185 P:000151 545900      move     a1,x:(r1)+             ; Save off a word in storage buffer
186 P:000152 00000C      rts
187
188 ;-----
189 ; Routine to Place X:PEROM into ERASE/WRITE MODE
190 ; and send it the sector of Data
191 ;-----
192 write_x_sector
193 P:000153 310400      move     #DataBuffer,r1          ; Point to start of data storage buffer
194 P:000154 05F421      move     #-1,m1                ; Set modulo to linear
195 P:000156 60F400      move     #SectorStart,r0         ; Point to Start of Sector in PEROM
196 P:000158 388000      move     #SectorSize,n0          ; Get size of sector
```



```

207 P:000159 05F420      move    #-1,m0                ; Set modulo to linear
      FFFFFFFF
208
209      ;-- Place PEROM into ERASE/WRITE MODE
210 P:00015B 44F400      move    #AAAA00,x0
      AAAA00
211 P:00015D 4C7000      move    x0,y:MemStart+$5555    ; Unlock PEROM Cycle #1
      105555
212
213 P:00015F 44F400      move    #$555500,x0
      555500
214 P:000161 4C7000      move    x0,y:MemStart+$2AAA    ; Unlock PEROM Cycle #2
      102AAA
215
216 P:000163 44F400      move    #A0A000,x0
      A0A000
217 P:000165 4C7000      move    x0,y:MemStart+$5555    ; Send PEROM Write Command
      105555
218                                     ; -- PEROM Writes are now enabled
219      ;-- Send a Sector of data to the PEROM
220 P:000167 06D810      dor     n0,_write_loop
      000004
221 P:000169 54D900      move    x:(r1)+,a1              ; Read a byte from the storage buffer
222 P:00016A 545800      move    a1,x:(r0)+              ; Write the byte to PEROM
223 P:00016B 000000      nop
224      _write_loop
225                                     ; -- Now in PEROM's Data Protect State
226      ;-- Wait till ERASE/WRITE Cycle is complete
227 P:00016C 205000      move    (r0)-                    ; Point to last PEROM's location
228 P:00016D 44F400      move    #FFFFF00,x0             ; Set 16-Bit Mask
      FFFF00
229
230      _write_wait
231 P:00016F 55E000      move    x:(r0),b1              ; Get current value at PEROM location
232 P:000170 20004E      and     x0,b                    ; Mask for lower byte
233 P:000171 20000D      cmp     a,b                      ; Last value written = value in PEROM?
234 P:000172 0527DD      bne     _write_wait             ; No, wait until it is
235                                     ; Yes
236 P:000173 00000C      rts
237
238      ;-----
239      ; Routine to Calculate 16-Bit Checksum in Y:PEROM
240      ;-----
241      calc_y_checksum
242 P:000174 05F420      move    #-1,m0                ; Set LINEAR addressing mode
      FFFFFFFF
243 P:000176 60F400      move    #MemStart,r0            ; Set Starting Address of PEROM
      100000
244 P:000178 70F400      move    #MemSize-1,n0           ; Set to Size of Flash - Checksum
      07FFFF
245
246 P:00017A 200013      clr     a
247 P:00017B 20001B      clr     b
248 P:00017C 540200      move    a1,x:NEW_Y_CHECKSUM ; Initialize computed checksum -> $000000
249 P:00017D 540300      move    a1,x:OLD_Y_CHECKSUM ; Initialize read checksum -> $000000
250
251      ; Compute the 16-Bit Checksum
252 P:00017E 44F400      move    #FFFFF00,x0            ; Set 16-Bit Mask
      FFFF00
253
254 P:000180 06D810      dor     n0,_ploop
      000004
255 P:000182 5CD800      move    y:(r0)+,a1              ; Get the PEROM location Value
256 P:000183 200046      and     x0,a                    ; Mask for lower byte
257 P:000184 200018      add     a,b                      ; Compute checksum
258      _ploop
259
260 P:000185 5CE000      move    y:(r0),a1              ; Get PEROM's Old Checksum value
261 P:000186 20004E      and     x0,b                    ; Limit calculated Checksum
262 P:000187 200046      and     x0,a                    ; Limit Old Checksum value
263 P:000188 550200      move    b1,x:NEW_Y_CHECKSUM ; Save the Computed Checksum value
264 P:000189 540300      move    a1,x:OLD_Y_CHECKSUM ; Save the Old Checksum value
265
266 P:00018A 00000C      rts
267
268      ;-----
269      ; Routine to Read a Sector of Data from the Y:PEROM
270      ; where the Checksum is stored
271      ;-----
272      save_y_sector
273 P:00018B 310400      move    #DataBuffer,r1 ; Point to start of data storage buffer

```

### +3.3 V PEROM Memory

```
274 P:00018C 05F421      move    #-1,m1          ; Set modulo to linear
      FFFFFFFF
275
276 P:00018E 60F400      move    #SectorStart,r0        ; Point to Start of Sector in PEROM
      17FF80
277 P:000190 388000      move    #SectorSize,n0       ; Get size of Sector
278 P:000191 05F420      move    #-1,m0          ; Set modulo to linear
      FFFFFFFF
279
280 P:000193 44F400      move    #$FFFF00,x0        ; Set 16-Bit Mask
      FFFF00
281
282 P:000195 06D810      dor     n0,_read_loop
      000004
283 P:000197 5CD800      move    y:(r0)+,a1          ; Read a word from the PEROM sector
284 P:000198 200046      and     x0,a          ; Mask data, ie $xxxx00
285 P:000199 545900      move    a1,x:(r1)+        ; Save off a word in storage buffer
      _read_loop
286
287
288 P:00019A 00000C      rts
289
290 ;-----
291 ; Routine to Place Y:PEROM into ERASE/WRITE MODE
292 ; and send it the sector of Data
293 ;-----
294 write_y_sector
295 P:00019B 310400      move    #DataBuffer,r1 ; Point to start of data storage buffer
296 P:00019C 05F421      move    #-1,m1          ; Set modulo to linear
      FFFFFFFF
297
298 P:00019E 60F400      move    #SectorStart,r0        ; Point to Start of Sector in PEROM
      17FF80
299 P:0001A0 388000      move    #SectorSize,n0       ; Get size of sector
300 P:0001A1 05F420      move    #-1,m0          ; Set modulo to linear
      FFFFFFFF
301
302 ;-- Place PEROM into ERASE/WRITE MODE
303 P:0001A3 44F400      move    #$AAAA00,x0
      AAAA00
304 P:0001A5 4C7000      move    x0,y:MemStart+$5555 ; Unlock PEROM Cycle #1
      105555
305
306 P:0001A7 44F400      move    #$555500,x0
      555500
307 P:0001A9 4C7000      move    x0,y:MemStart+$2AAA ; Unlock PEROM Cycle #2
      102AAA
308
309 P:0001AB 44F400      move    #$A0A000,x0
      A0A000
310 P:0001AD 4C7000      move    x0,y:MemStart+$5555 ; Send PEROM Write Command
      105555
311 ; -- PEROM Writes are now enabled
312 ;-- Send a Sector of data to the PEROM
313 P:0001AF 06D810      dor     n0,_write_loop
      000004
314 P:0001B1 54D900      move    x:(r1)+,a1          ; Read a byte from the storage buffer
315 P:0001B2 5C5800      move    a1,y:(r0)+        ; Write the byte to PEROM
316 P:0001B3 000000      nop
317 _write_loop
318 ; -- Now in PEROM's Data Protect State
319 ;-- Wait till ERASE/WRITE Cycle is complete
320 P:0001B4 205000      move    (r0)-          ; Point to last PEROM's location
321 P:0001B5 44F400      move    #$FFFF00,x0        ; Set 16-Bit Mask
      FFFF00
322
323 _write_wait
324 P:0001B7 5DE000      move    y:(r0),b1          ; Get current value at PEROM location
325 P:0001B8 20004E      and     x0,b          ; Mask for lower byte
326 P:0001B9 20000D      cmp     a,b          ; Last value written = value in PEROM?
327 P:0001BA 0527DD      bne     _write_wait        ; No, wait until it is
328 ; Yes
329 P:0001BB 00000C      rts
330
331 ;-----
332
333 end perom3

0 Errors
0 Warnings
```

## 5 Advantages

Flash and PEROM memory have non-volatile memory storage with a reasonable speed, while allowing flexible memory configuration capabilities for the DSP56300 Family. Flash and PEROM memory allow the DSP to load programs and run immediately after RESET, as required in an embedded application. Programs stored in Flash or PEROM non-volatile memory storage can be read and run directly as 24-bit data, or indirectly as 8-bit data, by using the DSP's DMA to access, pack, and store the data into DSP program memory. Programs and data can be stored in Flash or PEROM non-volatile memory without the need to remove the device from the board. This allows for convenient program and data updates.

Because PEROM devices use smaller sector sizes than Flash devices, less system RAM is required to update sectors in PEROM devices than in Flash devices. PEROM sector sizes typically range from 64 to 512 memory locations, but Sectorized Flash sectors range from 8 K to 64 K memory locations, or in the case of Bulk Flash, the whole device is in effect one sector. Less RAM is therefore needed to read a PEROM sector, make the required changes, and write the modified sector back to the PEROM device. Flash devices, however, do have the advantage of being able to program a single (unprogrammed) location without saving and reloading the entire sector; therefore, data can be added progressively to Flash without sector saving and reloading.

### 5.1 Disadvantages

Flash and PEROM memory have a limited number of reprogram cycles. Flash devices have a reprogram cycle limit of approximately 100,000 write/erase cycles. PEROM devices have a reprogram cycle limit of approximately 10,000 write/erase cycles. If Flash and PEROM memory are used properly by not being reprogrammed on a continuous basis, these reprogram limits will suffice for most applications.

Flash and PEROM memories require a special program to execute when the memories need to be written to or programmed. Additionally, this programming process takes approximately two (2) orders of magnitude longer than a read access.

Some Flash memory architectures have large sectors which require special storage or handling considerations when reprogramming is desired. All of the data to be written to the Flash must be stored in local memory, or a method of transferring data from an external source to the memory is required during the reprogramming process.

Flash and PEROM memories are not as fast as fast static RAM. This causes the DSP to slow down for Flash and PEROM accesses. Data read access times from Flash and PEROM are approximately one order of magnitude longer than from fast static RAM.

### 5.2 Speed Selection

For Flash and PEROM memory speed selection, the critical timing specification used is typically based on the Flash and PEROM data access time,  $t_{AA}$ . However, all timing specifications must be met and should always be reviewed for compliance.


OnCE and Mfax are registered trademarks of Motorola, Inc.

Motorola and  are registered trademarks of Motorola, Inc.

QuickSwitch is a registered trademark of Quality Semiconductor, Inc.

All other trademarks are those of their respective owners.

®Reg. U.S. Pat. & Tm. Off.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

**USA/Europe/Locations Not Listed:**

Motorola Literature Distribution  
P.O. Box 5405  
Denver, Colorado 80217  
1 (800) 441-2447  
1 (303) 675-2140

**Motorola Fax Back System (Mfax™):**

TOUCHTONE (602) 244-6609  
USA and Canada ONLY:  
1 (800) 774-1848  
RMFAX0@email.sps.mot.com

**Asia/Pacific:**

Motorola Semiconductors H.K. Ltd.  
8B Tai Ping Industrial Park  
51 Ting Kok Road  
Tai Po, N.T., Hong Kong  
852-26629298

**Technical Resource Center:**

1 (800) 521-6274

**DSP Helpline**

dsphelp@dsp.sps.mot.com

**Japan:**

Nippon Motorola Ltd  
SPD, Strategic Planning Office 141  
4-32-1, Nishi-Gotanda  
Shinagawa-ku, Japan  
81-3-5487-8488

**Internet:**

<http://www.motorola-dsp.com/>